



# Motivation

Emerging applications of optical communications requiring higher integration and lower power:



# Objective


To develop a 1V optical preamp in conventional CMOS



- Design Challenges
  - 1. Maximizing photodiode bias voltage
  - 2. Wide output signal swing
  - 3. Achieving variable-gain for wider dynamic-range

# Conventional TIA Topologies


## Two-stage



$$V_{DD,\min} > 2V_{GS} \approx 1.6V$$

- ✗ Unsuitable for 1V operation


## Single-stage



- ✓ Capable of 1V operation
- ✓ Large output swing,  $V_t=0.6V$
- ✗ Small PD bias voltage ~ 0.2V

# Proposed Low-Voltage TIA

LV current amplifier in transimpedance configuration



- ✓ 1V operation
- ✓ Large output swing,  $V_t = 0.6V$
- ✓ Large PD bias,  $V_{DD} - V_{DSsat2} \sim 0.8V$

# Design Optimization

## Bandwidth


$$\omega_{-3\text{dB}} = \frac{g_{m1}(1 + A_I^{-1})}{C_{gs1} + C_{db2} + g_{m1}R_f C_{out}/A_I}$$

## Gain

$$\frac{V_{out}}{i_{PD}} = \frac{A_I}{1 + A_I} \left( \frac{1}{g_{m1}} - R_f \right)$$

$$A_I = \frac{g_{m3}}{g_{m2}}$$


Optimum point [50MHz]  
(5kΩ, 12dB)



# Achieving Variable Gain

- Gate voltage of NMOS resistor must be biased higher than the 1V supply
- **Solution:** Use voltage doubler to directly bias the gate


## → Dynamic Gate Biasing




✓ Charge pump supplies no current, minimizing ripple


# Sub-1V Bias Voltage Doubler

- Uses full supply swing for driving switches
- A separate input for the bias voltage
- Capable of doubling voltages near the device threshold




# Chip Block Diagram







# Experimental Frequency Response



# Input Noise Spectrum



# Eye Diagram



75 Mb/sec free-space optical link


# Controlling Charge Injection

Eye  
Diagram



Doubler  
Clock

No external capacitor  
(10 pF on chip)



With 200pF  
external capacitor

# Performance Summary

<b>Technology</b>	<b>0.35 <math>\mu</math>m CMOS (<math>V_t</math>:0.6 and -0.65V)</b>
<b>Supply voltage</b>	<b>1 V</b>
<b>Power dissipation</b>	<b>1 mW</b>
<b>Photodiode capacitance</b>	<b>1 pF</b>
<b>Max. gain</b>	<b>210 k<math>\Omega</math></b>
<b>Bandwidth</b>	<b>50 MHz</b>
<b>Input noise</b>	<b>11pA/<math>\sqrt{Hz}</math></b>
<b>Max. input current</b>	<b>40 <math>\mu</math>A</b>
<b>Active area</b>	<b>0.13 mm<sup>2</sup></b>

# Summary

- Low-voltage TIA topology maximizes PD bias voltage and output swing
- CMOS TIA achieves 1V operation without low-threshold devices
- Sub-1V bias voltage doubler used for the dynamic biasing of MOSFET gates