

Figure 2. Schematic of cross-coupled VCO.

- 2) For given oscillation frequency (1), the equivalent capacitance (5) is known once  $L_{TANK}$  is chosen. In contrast to the Colpitts topology,  $C_{eq}$  is heavily dependent on the parasitic capacitance of the transistor.

$$C_{eq} = C_{VAR} + C_{GS} + 4C_{GD} + C_{DB} + C_{GS\_M2} + C_{GD\_M2} \quad (5)$$

- 3) Bias the transistors at 0.15 mA/ $\mu\text{m}$  for minimum phase noise. Determine transistor size from oscillation condition (6).

$$(G_m R_P)^2 \geq 1 \quad (6)$$

$$R_P = \omega_{osc} L_{TANK} Q_L \quad (7)$$

- 4) Subtract the parasitic capacitances of the transistor from the equivalent capacitance to obtain the varactor size.

In cross-coupled VCOs, as the parasitic capacitances of transistors are directly lumped to the tank capacitance, the tuning range is limited by the transistor size. It is further degraded by the output buffer which is always present in cross-coupled VCOs, either to drive the 50- $\Omega$  test equipment or to distribute the VCO signal to mixers and frequency dividers in an IC. At mm-wave frequencies, where a relatively large transistor size has to be used to maintain oscillation, tuning range is sacrificed. At lower frequencies, large tuning range can be realized with small transistor and large varactor sizes which also leads to lower power dissipation, and thus to a superior figure of merit. However, for the same reasons, its output power is generally far below the acceptable range of 0 to 5 dBm. By comparison, the Colpitts VCO requires larger transistor size and current to produce the oscillation, and hence dissipates more power. Nevertheless, since the output buffer is built into the topology, its power efficiency and output power are higher. Moreover, its tuning range is mainly determined by the  $C_I:C_{VAR}$  ratio, which is independent of the oscillation frequency. Most importantly,  $f_{osc}$  depends primarily on the passive components ( $L_{TANK}$ ,  $C_I$  and  $C_{VAR}$ ) which implies that redesigning the VCO to another frequency can be achieved simply by scaling the passive components of the VCO.

### III. FREQUENCY SCALING

From eqns. (1) and (2) in the previous section, if  $L_{TANK}$ ,  $C_I$  and  $C_{VAR}$  are all reduced by a factor of  $k$ , the oscillation frequency of a Colpitts VCO will be scaled by the same factor:

$$L_{TANK}' = \frac{L_{TANK}}{k}, C_I' = \frac{C_I}{k}, C_{VAR}' = \frac{C_{VAR}}{k} \quad (8)$$

$$f_{osc}' = k f_{osc} \quad (9)$$

If the series resistance of the tank inductor is also scaled down with the tank inductance:

$$R_S' = \frac{R_S}{k} \quad (10)$$

Substituting (10) into (3), we obtain:

$$G_m' = \frac{G_m}{k} \quad (11)$$

which implies that the transistor size and bias current, can be reduced by the same factor. Note that  $f_{osc}$  scales exactly even if the parasitic capacitance of the transistor is taken into account. However,  $R_S$  does not scale linearly as  $f_{osc}$  increases because it includes the parasitic gate and source resistances of the transistor, both of which increase as the total gate width is reduced. As a result, when a VCO design is scaled to a very high frequency, a relatively larger transistor is required to maintain oscillation than that given by (11). Furthermore, it is critical to scale the entire VCO layout, i.e. transistor layout, component orientation, as well as the interconnect routing between components to ensure that layout parasitics also scale.

### IV. CMOS VCO FIGURE OF MERIT

According to the 2003 ITRS, the FoM for VCOs is defined as:

$$FoM_1 = \left( \frac{f_{osc}}{\Delta f} \right)^2 \frac{1}{L[\Delta f]P_{diss}} \quad (12)$$

However, (12) does not include the output power generated by the VCO. As a result, it artificially rewards designs with low DC power and mediocre phase noise, rather than promoting low phase noise with high power efficiency. It also leads to the misleading conclusion that the cross-coupled topology is superior to the Colpitts one in CMOS technology [5] and that current CMOS mm-wave VCOs actually outperform SiGe HBT VCOs. In practical applications, VCO output power is critical to drive mixers, buffers and power amplifiers. For example, a 77-GHz automotive radar transmitter needs to generate in excess of +16 dBm in a 50- $\Omega$  impedance. This means that in a CMOS system implementation, the design burden is simply shifted from the VCO to the PA. Therefore, it is important to include output power in the VCO FoM:

$$FoM_2 = \left( \frac{f_{osc}}{\Delta f} \right)^2 \frac{P_{out}}{L[\Delta f]P_{diss}} \quad (13)$$

### V. MEASUREMENT RESULTS

To validate the above observations, 12 VCO test structures have been fabricated in TSMC's 180-nm and STM's 90-nm CMOS technologies. Both cross-coupled and Colpitts




Figure 3. Schematic of 77-GHz cross-coupled VCO.

topologies were fabricated at 10, 20, 40, 50 and 77 GHz. In all cases, the MOSFETs were biased at the optimum noise figure current density. The schematic of the 77-GHz CMOS cross-coupled VCO is shown in Fig. 3. Its measured output power, phase noise and tuning characteristics are shown in Fig. 4. It can be tuned between 76.2 and 78.2 GHz, with a measured phase noise of -84.3 dBc/Hz at 10 MHz offset. The core transistors dissipate between 5 mA and 7.5 mA when the supply varies between 1.5 V and 1.8 V. This marks the first demonstration of a circuit with p-MOSFETs operating at 77 GHz.

As illustrated in Fig. 5, the 77-GHz Colpitts VCO can be tuned between 73.8 and 80 GHz, with a measured phase noise as low as -100.3 dBc/Hz at 1 MHz offset (Fig. 6). It draws 18 to 25 mA from 1.2 V to 1.5 V supply. It is a scaled replica of a 10-GHz Colpitts VCO ( $L_{TANK} = 435$  pH,  $C_I = C_{VAR} = 800$  fF,  $100 \times 1$  um transistor size). The measured performance of the latter is shown in Fig. 7, with -117 dBc/Hz at 1 MHz offset when biased from 1.2 V. For the purpose of comparison, a 10-GHz NMOS cross-coupled VCO ( $M_1 = M_2 = 24 \times 1$  um,  $L_{TANK} = 435$  pH,  $C_{VAR} = 260$  fF) was also fabricated, and its performance is shown in Fig. 8. It can be tuned between 9.3 and 10.9 GHz, with a phase noise of -109.2 dBc/Hz at 1 MHz offset. The die photo of the 77-GHz Colpitts VCO is shown in Fig. 9. The VCO core occupies  $0.22$  mm  $\times$   $0.16$  mm.

A comparison between W-band CMOS and SiGe HBT VCOs using FoM<sub>1</sub> and FoM<sub>2</sub> is shown in Figs. 10 and 11, respectively. Based on FoM<sub>2</sub>, it becomes apparent that SiGe HBT VCOs exhibit superior performance to CMOS VCOs at 77 GHz. Table I summarizes state-of-the-art CMOS and SiGe HBT VCOs in the 60-GHz to 120-GHz range. The FoM of the




Figure 4. Frequency, output power and phase noise versus tuning voltage of the 77-GHz cross-coupled VCO.




Figure 5. Frequency, output power and phase noise versus tuning voltage of the 77-GHz Colpitts VCO.

77-GHz Colpitts VCO is almost identical to that of its 10-GHz replica, indicating almost perfect scaling of oscillation frequency and phase noise. For the 10-GHz VCOs described in this work, the Colpitts topology achieves better figures of merit than the cross-coupled topology, despite the fact that its power dissipation is four times larger. Furthermore, its FoM<sub>2</sub>, output power, and phase noise are comparable to those of the best SiGe HBT VCOs, indicating that CMOS VCOs are capable of delivering similar performance to the SiGe HBT ones at lower frequencies.

## VI. CONCLUSION

An algorithmic design methodology and frequency scaling technique for CMOS VCOs has been presented and validated in measurements. Record phase noise and tuning range have been achieved at 77 GHz using a Colpitts topology, and the first cross-coupled VCO employing p-MOSFETs operating above 50 GHz, has also been demonstrated. Finally, a new figure of merit has been proposed to allow for a realistic comparison between VCO topologies and technologies. While the phase noise of CMOS VCOs at mm-waves is now comparable to that of SiGe HBT ones, they continue to underperform in terms of output power levels.

## ACKNOWLEDGMENT

We would like to thank Dr. M. T. Yang for his support and access to 180-nm CMOS. This work was funded by NORTEL. Fabrication was provided by TSMC and through NORTEL and CMC by STMicroelectronics. We thank CMC for CAD tools, CFI and OIT for test equipment.

## REFERENCES

- [1] D. Huang, et al., "A 60GHz CMOS VCO Using On-Chip Resonator with Embedded Artificial Dielectric for Side, Loss and Noise Reduction," ISSCC Digest, pp. 314-315, Feb 2006.
- [2] C. Lee, et al., "SiGe BiCMOS 65-GHz BPSK Transmitter and 30 to 122 GHz LC-Varactor VCOs with up to 21% Tuning Range," IEEE CSICS, pp. 179-182, Oct 2004.
- [3] International Technology Roadmap for Semiconductors - System Drivers (2003 Edition). [Online] Available: <http://www.itrs.net/Links/2003ITRS/SysDrivers2003.pdf>.
- [4] S. P. Voinescu, et al., "RF and Millimeter-Wave IC Design in the Nano-(Bi)CMOS Era," in Si- based Semiconductor Components for




Figure 6. Averaged (100 sweeps) spectral plot of phase noise in 77-GHz Colpitts VCO, showing -100.3dBc/Hz @ 1MHz offset.




Figure 7. Frequency, output power and phase noise versus tuning voltage of the 10-GHz Colpitts VCO.




Figure 8. Frequency, output power and phase noise versus tuning voltage of the 10-GHz cross-coupled VCO.

Radio-Frequency Integrated Circuits, pp.33-62, Transworld Research Network, 2006. ISBN:81-7895-196-7.

- [5] P. Andreani, et al., "A Study of Phase Noise in Colpitts and LC-Tank CMOS Oscillators," IEEE JSSC, May 2005.
- [6] Nicolson, S., et al., "Design and Scaling of SiGe BiCMOS VCOs Operating Near 100GHz," BCTM 2006, in press.
- [7] H. Li, et al., "Fully Integrated SiGe VCOs with Powerful Output Buffer for 77-GHz Automotive Radar Systems and Applications Around 100 GHz," IEEE JSSC, vol. 39, pp. 1650-1658, Oct. 2004.
- [8] R. Wanner, et al., "A SiGe Monolithically Integrated 75 GHz Push-Push VCO," Si Monolithic ICs in RF Sys. Digest, pp. 375-378, 2005
- [9] W. Perndl, et al., "Voltage-Controlled Oscillators up to 98 GHz in SiGe

Bipolar Technology," IEEE JSSC, Oct. 2004.

- [10] B.A. Floyd, "V-band and W-band SiGe Bipolar Low-noise Amplifier and Voltage-Controlled Oscillators," RFIC Symposium Digest, pp. 295-298, June 2004.
- [11] Kobayashi, K. W., et al., "A 108-GHz InP-HBT monolithic push-push VCO with low phase noise and wide tuning bandwidth," IEEE JSSC, vol. 34, no. 9, pp. 1225-1232, Sept. 1999.
- [12] C. Cao, et al., "A 90-GHz Voltage-Controlled Oscillator with a 2.2-GHz Tuning Range in a 130-nm CMOS Technology," Sym. on VLSI Cir. Digest, pp. 242-243, Jun 2005.
- [13] Huang, P., et al., "A 114GHz VCO in 0.13um CMOS technology," ISSCC Digest, pp. 404-406, Feb 2005.




Figure 9. Die photo of 77-GHz Colpitts VCO.




Figure 10. FoM<sub>1</sub> of the state-of-the-art SiGe HBT and CMOS VCOs.




Figure 11. FoM<sub>2</sub> of the state-of-the-art SiGe HBT and CMOS VCOs.

TABLE I. PERFORMANCE SUMMARY OF THIS WORK AND STATE-OF-THE-ART SiGe HBT AND CMOS VCOs.

Reference	Process	f <sub>osc</sub> [GHz]	Tuning [%]	Phase Noise [dBc/Hz]	P <sub>out</sub> [dBm]	P <sub>diss</sub> [mW]	FoM <sub>1</sub> [dB]	FoM <sub>2</sub> [dB]
This work - Colpitts	90nm CMOS	10	12.2	-117.5@1MHz	4.0	36	181.9	185.9
		77	8.1	-100.3@1MHz	-13.8	37.5	182.3	168.5
This work - NMOS cross-coupled	90nm CMOS	10	15.8	-109.2@1MHz	-2.2	7.5	180.4	178.2
This work - CMOS cross-coupled	90nm CMOS	77	2.6	-84.3@10MHz	-13.2	13.5	150.7	137.5
[1]	90nm CMOS	60	0.17	-100@1MHz	-23.2	1.9	192.8	169.6
[6]	SiGe HBT, f <sub>T</sub> = 170GHz	96	4.6	-101.6@1MHz	0.7	133	180.0	180.7
	SiGe HBT, f <sub>T</sub> = 230GHz	105	4.4	-101.3@1MHz	2.5	133	180.3	183.0
[7]	SiGe HBT, f <sub>T</sub> = 175GHz	77	8.7	-97@1MHz	18.5	1200	163.9	182.4
	SiGe HBT, f <sub>T</sub> = 200GHz	100	6.2	-90@1MHz	14.3	1200	159.2	173.5
[8]	SiGe HBT, f <sub>T</sub> = 200GHz	75	6.1	-105@1MHz	3.5	72	183.9	187.4
[9]	SiGe HBT, f <sub>T</sub> = 200GHz	98	3.3	-85@1MHz	-6	60	167.0	161.0
[10]	SiGe HBT, f <sub>T</sub> = 200GHz	85	2.7	-94@1MHz	-8	25	178.6	170.6
[11]	InP HBT, f <sub>T</sub> = 75GHz	108	2.6	-88@1MHz	0.92	204	165.6	166.5
[12]	130nm CMOS	90	2.4	-105@10MHz	-16	15.5	172.2	156.2
[13]	130nm CMOS	114	2.1	-107.6@10MHz	-22.5	8.4	179.5	157.0