Comparison of Si CMOS, SiGe BiCMOS and InP HBT Technologies for High-Speed and Millimeter-Wave ICs

Sorin Voinigescu¹, Timothy Dickson¹, Rudy Beerkens², Paul Westergaard¹, and Imran Khalid²

University of Toronto
 STMicroelectronics, Ottawa, Canada

5th. SiRF Topical Meeting, Atlanta, Sept.10, 2004

Outline

- Device Structures
- Figures of merit for mm-wave ICs and high-speed logic
- Circuit examples
- Conclusions

Device structures

ightarrow

SiGe HBT





InP (GaAs) HBT

Si n-MOSFET



InP(GaAs)HEMT



What drives device performance?

- Material properties
 - electron mobility (InP > SiGe > Si)
 - hole mobility (SiGe > Si > InP)
 - saturation velocity (InP > Si/SiGe)
 - breakdown field (InP > Si)
 - thermal conductivity (Si > SiGe > InP)
- Lithography (Si > InP)
- Yield & reliability (MOS > SiGe HBT > InP HBT)

FoMs for mm-wave ICs

Devices

 $= f_T, f_{MAX}, F_{MIN}, R_n \text{ (analog: } g_m, g_o, g_m/I_{C(DS)}, g_m/g_o)$ **Circuits** $FoM_{LNA} = \frac{G \times IIP3 \times f}{(F-1) \times P} = \frac{OIP3 \times f}{(F-1) \times P}$ $FoM_{VCO} = \left(\frac{f_o}{\Delta f}\right)^2 \frac{P_{out}}{L[\Delta f] \times P}$ $FoM_{PA} = P_{out} \times G \times PAE \times f^2$

InP vs.SiGe HBT: f_T, f_{MAX}





Impact of constant field scaling: fixed MOSFET current density!





NF_{MIN}, f_{MAX} & linearity



BiCMOS cascodes

V_{CC}

V_{IN}-

 Q_2

Vout

CC

 V_{IN}

VOU



MOS-HBT (BiCMOS) topology:

 √ lowest noise, highest linearity, highest MAG
 √ low supply voltage (V_{GS} < V_{BE})
 x low g_m, high R_n, high sensitivity to mismatch

High-Speed Logic FoM: CML Gate Delay



High-Speed CML gate delay



HBT-CML requires 250 .. 300 mV $_{\rm pp}$ swing, irrespective of node MOS-CML requires 450 .. 300 mV $_{\rm pp}$ swing decreasing with node

Circuit Examples

2.5-V, DC-to-45 GHz, SiGe BiCMOS Up/Downconv (T Dickson et al. IEEE Trans. MTT-2004)



InP-HBT Mixer Kobayashi, 2003 GaAs IC Symp. •3.3V, •DC-40GHz, •20 dB gain

For comparison:





Si CMOS, SiGe BiCMOS, InP Low-noise



FREQUENCY (GHz)





Si CMOS, SiGe BiCMOS, InP Low-noise Broadband Preamps: InP HBT (H. Tran et al. GaAs IC Symp. 2003)





NF at 10 GhzData RateSensitivityCMOS16.5 dB20 Gb/s20 mVppSiGe-HBT10 dB40 Gb/s20 mVppInP-HBT11.5 dB40 Gb/s8 mVpp

20/30 Gb/s, 1.5-V 130-nm CMOS Driver (P. Westergaard et al. CICC-2004)



- Adjustable pre-emphasis
- Eye crossing: 40%-60%
- Output swing: 0.15V_{pp} to 0.35V_{pp}
- Sensitivity: 20mV_{pp} @20Gb/s
- Dynamic range: 30 dB
- 1.5-V supply, 150 mW.

• 0.6 mm x 1 mm



43 Gb/s,150-nm GaAs p-HEMT Driver (D.McPherson et al. GaAs IC Symp. 2002)



- Adjustable DC offset
- Eye Crossing: 30%-70%
- Output swing: 1.7V_{pp} to 3V_{pp}
- Sensitivity: 600mV_{pp} @43Gb/s
- -5.2-V supply, 2.8 W.



2 mm x 4 mm 1-metal + airbridge

```
f<sub>T</sub>=110 GHz
f<sub>MAX</sub> = 180 GHz
```

2.5-V, 58-mW, 45-GHz MS DFF (T Dickson et al. VLSI Symp.-2004)



80-Gb/s 2:1 MUX in BiCMOS ECL Logic





DFF25 Ghz2:1 MUX60 GbsDiv by 2

60 Ghz?60-GHz80-GHz130 Gbs110 Gb/s144 Gbs110 Ghz150 Ghz

In the pipeline ... 60-GHz WLAN chipset

SiGe and CMOS LNAs @ 52 GHz (M. Gordon and S.Voinigescu, ESSCIRC-2004)



SiGe HBT 2-stage cascode: 20-dB gain
90-nm MOS 1-stage cascode: 3-dB gain

SiGe HBT 65-GHz BPSK Transmitter (C. Lee, T. Yao, et al, CSICS-2004)



VCO with built-in quad switch

SiGe HBT VCOs to 120 GHz (C. Lee, et al CSICS-2004)





- Production 1µm InP HBT, 180-nm SiGe BiCMOS and 90-nm CMOS technologies adequate for most 50-80 GHz applications
- FETs should be biased at constant current density (0.3 mA/μm or 0.2 mA/μm)
- True BiCMOS topology ideal for tuned mm-wave and high-speed ICs
- Circuits in the 50-120 GHz range

Acknowledgments

- M. Gordon, A. Mangan, C. Lee, T. Yao, K. Yau
- M. LaCroix, B. Prokes, M. Tazlauanu, H. Tran, D. McPherson
- STMicroelectronics for fabrication
- Micronet, NSERC, Gennum Corporation and STMicroelectronics for financial support
- Quake Technologies for access to 40 Gb/s BERT, GaAs and InP data
- OIT and CFI for equipment grant
- CMC for CAD licenses



Cutoff Frequency





SiGe HBT & MOSFET V_{CE}/V_{DS}







$$f_{MAX} \approx \frac{f_T}{2\sqrt{\frac{R_{gsq}W_f^2}{12(3)l_G}(g_{ds}'+2\pi f_T C_{gd}')+g'_{ds}(R_i'+R_s')}}$$

 Best research results
 25-nm InP HEMT f_T/f_{MAX}: 562 GHz /330 GHz (Fujitsu, EDL 2002)

- 90-nm n-MOSFET f_T/f_{MAX}: 210(240) GHz / 250
 (210) GHz (Intel, IBM, VLSI Tech. Symp. 2004)
- 0.6 μm InP HBT f_T/f_{MAX}: 420 GHz / 420 GHz (Rodwell, CSICS-2004)
- 120-nm SiGe HBT f_T/f_{MAX}: 300 GHz /300 GHz (IBM, IMS-2004)

f_T, f_{MAX} summary

- III-V μ_n / v_{sat} advantage over Si offset by advanced lithography and processing
- HBT scaling leads to increased power density per A_E but constant per L_E
- MOSFET peak f_T/f_{MAX} current density is constant over technology nodes and foundries
 - 0.3 mA/ μ m for n-channel, and

- 0.15 mA/μm for p-channel and is de-coupled (i.e. <) from I_{on}

MOSFET linearity: g_m, C



•Extracting capacitance from S-param meas. & de-embedding R_s, R_g, R_p critical to MOSFET model accuracy

 $\cdot C_{GD}/C_{GS} = 0.45$ (not captured by BSIM3/4)

Beyond peak f_T bias, g_m , C_{GS} , C_{GD} , C_{DB} are de-facto constant. Voinigescu et al., ICMTS-2004



$$F_{\rm MIN(HBT)} \approx 1 + \frac{1}{\beta} + \frac{f}{f_{\rm T}} \sqrt{\frac{I_{\rm C}}{2V_{\rm T}}} (R_{\rm E} + R_{\rm b}) \left(1 + \frac{f_{\rm T}^2}{\beta f^2}\right) + \frac{f_{\rm T}^2}{4\beta f}}$$

$$F_{\text{MIN}(\text{FET})} \approx 1 + 2k_1 \frac{f}{f_T} \sqrt{g'_m R'_s} + \frac{g'_m R_{gsq} W_f^2}{12(3)l_G} + k_2 (1 + \omega^2 R_i^2 C_{gs}^2)$$

$$F_{MIN(MOS)} \approx 1 + Const \frac{f}{\sqrt{g_m}} \approx 1 + Const \frac{f}{\sqrt{V_{GS} - V_T}}$$



Why inductors @mm-waves?

- Low-noise feedback and matching
- Shunt peaking increases bandwidth by >30% or reduces tail current by 30%

$$\mathsf{BW}_{3\mathsf{dB}} = \frac{1}{2\pi\mathsf{R}_{\mathsf{L}}\mathsf{C}_{\mathsf{L}}}; \quad \mathsf{L}_{\mathsf{p}} = \frac{\mathsf{C}_{\mathsf{L}}\mathsf{R}_{\mathsf{L}}^{2}}{3.1}; \quad \mathsf{R}_{\mathsf{L}} = \frac{\Delta\mathsf{V}_{\mathsf{swing}}}{\mathsf{I}_{\mathsf{TAIL}}}$$

- Higher Q and smaller footprint than at 2-10 GHz
- Significantly smaller area than t-lines
 ... but harder to measure & model

InP vs. Si inductors



Si mm-wave transformers

(T.Dickson et al, IMS-2004)



III-V vs. Si t-lines: similar performance

65

60

55

40

(myo) 500

N 45

Zc and S21 vs. Frequency for Different Process 500hm T-Lines



@ 50 GHz

GaAs: 0.4 dB/mm @ 50 GHz 0.8 dB/mm @ 50 GHz InP: SiGe: 0.4 dB/mm @ 50 GHz

Why AMOS vs. pn-junction varactors (2) mm-waves?

- Higher Q
- Larger cap. ratio
- Linear tuning curve
- Lower supply voltage

C. Lee et al. CSICS-2004



Biasing at I_{peakfT} (linearity), 0.5*I_{peakfT} (CML) and at optimum NF_{MIN} (LNA, VCO, MiXER)



n-MOSFET:

Peak f_T bias **0.3mA/μm**

Min. NF_{MIN} **0.15mA/μm**