

CMOS SOCs at 100 GHz: System Architectures, Device Characterization, and IC Design Examples

**S. Voinigescu, S.T.Nicolson, M.Khanpour,
K.K.W.Tang, K.H.K.Yau, N.Seyedfathi, A.Timonov,
A.Nachman, G.Eleftheriades, P. Schvan¹ and MT.
Yang²**

University of Toronto

1) Nortel

2) TSMC




Outline

- Why?
- Measured 65nm MOSFETs: are they really that bad (for analog/RF)?
- 60-100 GHz circuits in 90nm and 65nm CMOS
- Summary




Remote sensing (passive imaging) (E. Laskin et al. RFIC-2007)



- Multiphase/multi-frequency clock distribution
 - ♦ Quad signals @ 80 GHz. differential at 160 GHz.
- Save power by sharing PLL among

80GHz inverse scattering active imager



Crosstalk suppression through system architecture


- ◆ Different frequencies in TX and RX modes
- ◆ One transmitter on, all other TXRX in receive mode

Need very low power for array integration


Outline

- Why?
- 65nm CMOS Device Characterization
- 60-100 GHz Circuits in 90nm and 65nm CMOS
- Summary







GP and LP 65nm CMOS



- GP 30% faster than LP and 300mV lower $V_{GS} \Rightarrow$ lower power!
- Constant-current-density bias at 0.3-0.4mA/ $\mu\text{m} \Rightarrow$ robust to I_{DS} variation
- VT variation is large but mostly irrelevant

MOSFET DC gain scaling: think current density!



Outline




- System Applications
- 65nm CMOS Device Characterization
- 60-100 GHz Circuits in 90nm and 65nm CMOS
- Summary



60GHz 90nm GP CMOS Receiver

(D. Aildred et al CSICS-2006)





1.2V, 60mW, 20dB gain, NF = 5.5-7dB
 $IP_{1dB} = -21\text{dBm}$, IF freq = 3.7-5.5GHz





um 009




90nm CMOS Receiver Measurements



90nm CMOS Receiver Measurements (ii)



60GHz 90nm GP CMOS Upconverter




480 μm x550 μm , 1.5V, 70mW

150 μm x150 μm core


-6dB gain, $O_{1\text{dB}} = -2\text{dBm}$

IF=DC-5 GHz, RF=55-60GHz




CMOS Upconverter RF Spectrum


Agilent 13:27:00 Oct 27, 2006



60GHz PA in 90-nm RFCMOS (T.Yao et al. RFIC-06)




- $G=5\text{dB}$, $O_{1\text{dB}}=6.4\text{dBm}$, $P_{\text{sat}}=9\text{dBm}$
- $\text{PAE}=7\%$
- 14dB gain version in 90nm digital GP CMOS also tested





77GHz Colpitts VCO in (digital) 90-nm GP CMOS

(K.Tang et al. CSICS-06)

Agilent 00:31:47 May 4, 2006



-100dBc/Hz @ 1MHz




Biased as LNA, at 0.15mA/ μ m
Record phase noise for CMOS above 60 GHz



W-band 3-stage cascode LNA in 65nm LP RF-CMOS

S. Nicolson (CSICS 2006)





- Inductive broadbanding (L_M) → also lowers NF_{50} (CS-CG topologies also fabricated)
- Pad capacitance included in design methodology at mm-waves

$$R_{in} = Z_0 / [1 + (\omega Z_0 C_{PAD})^2] = R_s + R_g + L_s \omega_T(\text{casc})$$

$$R_{sopt} = Z_0 / [1 + (\omega Z_0 C_{PAD})^2] = R_s + R_g + f_T(\text{casc}) / (2fg_m)$$


Die photo and measured S-params



- 0.4mmx0.4mm including pads


- Overdriven in non-linear mode
- $S_{11}, S_{22} < -10$ dB, $S_{12} < -30$ dB

LNA meas. with attenuator and power sensor



- Peak gain = 13 dB @ 77 GHz
- Gain > 0 dB up to 110 GHz
- 3dB bandwidth : 70-90 GHz

- Record for CMOS but...
- 10dB lower gain than 130nm SiGe HBT LNA (S. Nicolson et al, IMS-2007)
- 50GHz lower than highest frequency SiGe amplifier (E. Laskin et al, RFIC-07)



Summary

- CMOS for low-power SOCs up to 100 GHz
- GP rather than LP CMOS is needed
- 65nm CMOS DC gain is OK
- We can live with leakage at mm-waves
- CMOS design based on current density rather than V_T/V_{eff} => think HBT design
- 60-100 GHz state-of-the-art CMOS circuits in 90nm and 65nm CMOS
- Temperature and wafer mapping of 60GHz LNA, PA and 90GHz divider show manufacturability of 60-80 GHz radio in nanoscale CMOS
- SiGe HBT/BiCMOS still higher performance and lower cost than 65nm CMOS






Acknowledgments

- CITO, NSERC, NORTEL for funding
- STM, TSMC, NORTEL and CMC for fabrication
- Theo Chalvatzis and Katya Laskin for 90GHz LNA measurements
- Jaro Pristupa and CMC for CAD support
- OIT, CFI, ECTI for equipment





60GHz PA Measurements





- Measured S-params on 3 dies
- Peak gain = 5.2dB (60GHz)
- 3-dB BW > 13GHz (52-65GHz)
- S_{22} , S_{11} both matched (60-65GHz)
- OP_{1dB} = 6.4dBm, P_{sat} = 9.3dBm
- Maximum linearity @ 0.28mA/ μ m


85-GHz Buffered Colpitts VCO 90-nm GP CMOS



Measured tuning range and output power



Measured 65nm LP MOSFET performance



60-90 GHz Radio Systems

Classical radio architecture: simple and robust at mm-waves

Smaller die, lower cost, higher data rate than 2-10 GHz UWB radio

Crucial front-end blocks/issues:

- **Switch**
- **Divider** ✓
- **VC0** ✓
- **PA** ✓
- **Isolation** ✓
- **On-chip mm-wave self-test**

Single-chip transceiver a MUST

