Simplified MAP algorithm suitable for implementation of turbo decoders

W.J. Gross and P.G. Gulak

A simplification of the MAP decoder for use in turbo decoders is presented. The simplification eliminates the need for a ROM or multiplexor-tree lookup table and replaces it with a constant value. Simulations show that the performance of turbo decoders is not adversely affected by this simplification.

Introduction: Maximum a posteriori (MAP) decoding of convolutional codes has seen a resurgence of interest since the discovery of turbo codes in 1993 [1]. MAP decoders make optimum symbol-by-symbol decisions, as well as providing 'soft' reliability information which is necessary in concatenated decoding systems such as turbo decoders. The BCJR algorithm [2] is the most commonly used MAP algorithm in turbo decoding. The BCJR algorithm suffers several shortcomings which make it unsuitable for VLSI implementation, namely the requirement for multiplications and exponentiations. The concept of applying the Jacobi logarithm to simplify MAP decoders was first introduced by Erfanian and Pasupathy [3]. In the logarithmic form of these algorithms, exponentials disappear, multiplications become additions and additions become the MAX* operation (using Viterbi's notation [4]). In this Letter, we introduce a simplified version of the MAX* operation and demonstrate the performance of a turbo decoder using our simplification.

Log-BCJR algorithm: We will briefly describe the BCJR algorithm in the logarithmic domain, the log-BCJR algorithm. Refer to [2, 4, 5] for detailed derivations of the algorithm. Consider an information block \( u \) of \( N \) bits which take on values of +1 or -1. We encode the block to obtain the coded block of symbols \( c \). After transmission through a channel we receive the block \( y \). We describe a transition in the binary trellis of the code by its starting state \( s' \) at time \( k-1 \) and its ending state \( s \) at time \( k \). The output of the algorithm is the log-likelihood ratio of a posteriori probabilities:

\[
L_k = \log \frac{P(u_k = +1|y)}{P(u_k = -1|y)}
\]

and

\[
L_k = \log \frac{\max_{s' = +1} (A_{k-1}(s') + G_k(s', s) + B_k(s))}{\max_{s' = -1} (A_{k-1}(s') + G_k(s', s) + B_k(s))}
\]

Following Erfanian and Pasupathy [3] we use the Jacobi logarithm:

\[
\log(e^x + e^y) = \max(x, y) + \log(1 + e^{-|x-y|})
\]

Viterbi calls this the MAX* operation [4] denoting that it is essentially a MAX operation adjusted by a correction factor. For an AWGN channel, the branch metrics \( G_k(s', s) \) are

\[
G_k(s', s) = -\frac{1}{2\sigma^2} \| y_k - c_k(s', s) \|^2
\]

where \( c_k(s', s) \) is the symbol associated with the transition \( s', s \) in the convolutional encoder. Given that the trellis starts and ends in the all-zeros state, the forward state metrics are calculated by a forward recursion as

\[
A_k(s) = \max_{s'} (G_k(s', s) + A_{k-1}(s')) \quad k = 1, ..., N - 1
\]

with initial conditions:

\[
A_0(0) = 0
A_0(s) = -\infty \quad s \neq 0
\]

The reverse state metrics are calculated by a backwards recursion as

\[
B_{k-1}(s') = \max_s (G_k(s', s) + B_k(s)) \quad k = N, ..., 2
\]

with initial conditions:

\[
B_N(0) = 0
B_N(s) = -\infty \quad s \neq 0
\]
The implication of the above rule is that the lookup table for \( f(x) \) can be reduced to a simple logic circuit which either adds or does not add a constant to the output of the maximum selection circuit. The simplified circuit is shown in Fig. 2. An eight-location lookup table can be implemented in CMOS using 60 transistors, assuming that both \( X-Y \) and \( Y-X \) are available from the subtractor circuit.

\[ f(x) = \begin{cases} 2 & \text{if } -2 \leq x < 2 \\ 0 & \text{otherwise} \end{cases} \quad (8) \]

The implication of the above rule is that the lookup table for \( f(x) \) can be reduced to a simple logic circuit which either adds or does not add a constant to the output of the maximum selection circuit. The simplified circuit is shown in Fig. 2. An eight-location lookup table can be implemented in CMOS using 60 transistors, assuming that both \( X-Y \) and \( Y-X \) are available from the subtractor circuit.

The simplified circuit can be implemented using 20 transistors and only requires the difference \( X-Y \). Synthesis using standard cells in 0.5\( \mu \m) CMOS results in an area saving of 40%. The savings are even more pronounced when considering FPGA or DSP implementations. In these cases, the multiplexor tree required for the eight-location lookup table cannot be realised as efficiently. The lookup table may require storage in RAM or ROM which can create a memory bottleneck. In addition, the subtractor circuits used are not likely to provide both differences required and therefore two subtractors or an absolute value circuit is required. The simplified rule does not have any of these restrictions and is well suited to FPGA or DSP implementations.

![Fig. 2 Simplified MAX* operation](image)

**Measurement of small resistance variations using \( \Sigma \Delta \) technique**

S. Gal, G. Cathelbrays and Y. Bertrand

A novel circuit is proposed for measuring small resistance variations. The method uses a \( \Sigma \Delta \) modulator to balance a current controlled resistor bridge. This allows direct analogue to digital conversion without using a high precision instrumentation amplifier.

**Introduction:** To make a low-cost microelectromechanical system (MEMS) on silicon, it is possible to use a standard CMOS process for the electronic part, and very simple post-processing for freeing mechanical structures (bridges, cantilevers etc.) that are only made of the upper layers of the integrated circuit (silicon dioxide, polysilicon, metal) [1]. Since the fabrication of the MEMS starts with a standard CMOS process, the polysilicon is not doped to maximise its piezoresistivity, but to minimise its resistivity. Consequently, a sensor, for instance an accelerometer sensor, will exhibit a very small relative variation of the resistances of its constraint gauges.

In this Letter, we present the design and results obtained with a first-order sigma delta modulator associated with a current-controlled bridge containing two variable resistors (or one variable and one fixed). The originality of the proposed structure lies in the fact that the value of the resistors is not obtained through measurement of the imbalance voltage of the bridge, but through the amount of current that must be added to the static branches of the bridge to make it balanced. Since this is accomplished through the feed-back loop of the sigma delta modulator, this leads to the compensation (due to the high DC gain of the integrator) of many sources of error, and avoids the use of a high precision component, or instrumentation amplifier.

**Resistance variation measurement:** The heart of the proposed structure, (Fig. 1) is the current controlled resistor bridge. The differential voltage is given by \( V_d = V_d - (R_1 + R_2) I \). We set \( R_1 = R_2 + R_3 \) and \( V_d = R_3 I \) for the balanced conditions where \( V_d = 0 \). If we introduce a variation \( \Delta R \) on \( R_1 + R_2 \) defined by \( \Delta R = (R_1 + R_2) - R_1 \) we have to set \( I = I_0 + \Delta I \) such that \( V_d \) is 0 again. We obtain

\[ V_d = \Delta I \Delta R = \Delta I (R_3 + \Delta R) \]

\[ \frac{\Delta R}{R_0} = \frac{1}{1 + \frac{\Delta R}{R_0}} \]

\[ (1) \]

\[ (2) \]

**Performance:** Fig. 3 shows the performance of a four-state rate 1/2 turbo code (polynomials 7/5) with a block length of 1024 for one and ten iterations using our simplified MAX* operation and 8 bit metrics compared to a floating point simulation. There is a negligible performance loss of 0.03dB at high bit error rates, but at the interesting bit error rate region around 10\(^{-1}\) and 10\(^{-5}\) there is practically no difference in performance.

**Conclusions:** We have introduced a simplification of the MAX* operation for the log-BCJR algorithm which replaces the lookup table with a constant value. Simulations show that turbo code performance is not adversely affected.

---

**References**