

Chapter 16 - Problems

16.1) $f_{osc} = 10 \text{ MHz} + (V_{ctrl} - 2.5) 5 \text{ MHz} \Rightarrow K_{osc} = 2\pi \times 10^7 \text{ rad/V.s}$

$\tau_{PLL} = 50 \mu\text{s} \Rightarrow \omega_0 = \frac{1}{\tau_{PLL}} = 20 \text{ k rad/s}$

$K_{pd} = \frac{V_{OD}}{\pi} = 1.59 \text{ V/rad}$ $K_{PLL} = \sqrt{K_{pd} K_{lp} K_{osc}} = 9995 \text{ s}^{-1/2}$

Using (16.32) : $\tau_p = 0.25 \text{ sec}$

Using (16.36) : $\tau_z = 0.1 \text{ msec}$

choosing arbitrarily $C_1 = 100 \text{ nF} \Rightarrow R_2 = \frac{\tau_z}{C_1} = 1 \text{ k}\Omega$


$R_1 = \frac{\tau_p}{C_1} - R_2 = 2.5 \text{ M}\Omega$

$f_{osc} = 7 \text{ MHz} \Rightarrow V_{ctrl} = 1.9 \text{ V} \Rightarrow \Delta\phi_{in} = \frac{1.9 \text{ V}}{K_{pd}} = 1.19 \text{ rad}$

$1 < V_{ctrl} < 4 \Rightarrow 2.5 \text{ MHz} < f_{osc} < 17.5 \text{ MHz}$

Deglitching Capacitor C_2 can be chosen to be : $C_2 = \frac{C_1}{10} = 10 \text{ nF}$

C_2 has little effect on the PLL performance since the high-frequency gain of the filter is very small ($\frac{R_1}{R_2} < 0.001$)!



$$16.2) \quad K_{pd} = 3 \text{ V/rad}, \quad K_{osc} = 2\pi \cdot 50 \text{ Krad/V.s}$$

$$Q = 0.707, \quad \tau_p = \frac{1}{2\pi f_p} = \underline{31.8 \text{ } \mu\text{sec}}$$

$$f_{osc} = 5 \text{ MHz} + V_{ctrl} \cdot 50 \text{ KHz}$$

In order to have a lock range of $\pm 100 \text{ KHz}$, we must have:

$$"-2 \text{ V} < V_{ctrl} < 2 \text{ V} "$$

$$K_{pd} = 3 \text{ V/rad} \Rightarrow \underline{A = 2/3}$$

$$\text{Using (16.34)}: \underline{K_{PLL} = 792.7 \text{ s}^{-1/2}}$$

$$\text{Using (16.33)}: \underline{\tau_z = 8.5 \text{ } \mu\text{sec}}$$

$$\text{Choosing arbitrarily } \underline{C_1 = 10 \text{ nF}} \Rightarrow \underline{R_2 = \frac{\tau_z}{C_1} = 847 \Omega}$$

$$R_1 = \frac{\tau_p}{C_1} - R_2 = \underline{2333 \Omega}$$

The lock range will increase with an increase in gain if V_{ctrl} is not limited by the vco design.

$$16.3) \quad \text{From (16.9)}: V_{ctrl} = K_{pd} K_{lp} \sin \phi$$

The linearized model of this equation at $\phi = 0$ is:

$$\Delta V_{ctrl} = K_{pd} K_{lp} \Delta \phi \quad (\text{at } \phi = 0)$$

At the frequency half-the-lock-range away from f_r ,

$\sin \phi = \frac{1}{2}$ or $\phi = \pi/6$. At this phase, the linearized model is:

$$\Delta V_{ctrl} = \left(\frac{\sqrt{3}}{2} K_{pd}\right) K_{lp} \Delta \phi \quad (\text{at } \phi = \pi/6)$$

Which means K_{pd} has effectively been reduced (cont.)


16.3) (cont.) by a factor of $\frac{\sqrt{3}}{2}$. Using (16.32) & (16.35):

$$\underline{\omega_o = 0.93 \omega_o(\text{original})} \quad \& \quad \underline{Q = 1.07 Q(\text{original})}$$

16.4) $f_{osc} = 50 \text{ MHz} \Rightarrow T_{osc} = 20 \text{ nsec.}$

Therefore, a phase difference of $\frac{\pi}{8}$ corresponds to:


$$\frac{20 \text{ ns}}{2\pi} \times \frac{\pi}{8} = \underline{2.5 \text{ ns}}$$



Case I) without C_2 : the initial V_{lp} jump is $I_{ch} R = 0.314 \text{ V}$!

The voltage increment by V_{lp} during half a period is


$$\frac{I_{ch} \times 1.25 \text{ ns}}{C_1} = \underline{6.25 \mu\text{V}}$$



Case II) With C_2 : the initial jump is 0 (note that

$RC_2 = 6.28 \mu\text{s}$, \therefore jump during 1.25 ns is filtered)

$$\text{the voltage increment: } \frac{I_{ch} \times 1.25 \text{ ns}}{C_1} + \frac{I_{ch} \times 1.25 \text{ ns}}{C_2} = \underline{68.75 \mu\text{V}}$$



16.5) A time constant of $0.5 \mu\text{s}$ corresponds to

$$\omega_0 = \frac{1}{0.5 \mu\text{s}} = 2 \text{ M rad/s}$$

Using (16.56) and (16.60), we have:

$$C_1 = \frac{1}{\omega_0^2} \frac{I_{ch}}{2\pi} K_{osc} = \underline{62.5 \text{ pF}}$$

$$\text{Let } C_2 = C_1/10 = \underline{6.25 \text{ pF}}$$

$$\text{Let } Q = 0.4, \text{ from (16.61): } R = \frac{1}{Q} \sqrt{\frac{2\pi}{C_1 I_{ch} K_{osc}}} = \underline{20 \text{ k}\Omega}$$

16.6) Since the phase detector of Fig. 16.9 is symmetric with respect to V_{in} and V_{osc} , the voltage waveform for the case $f_{osc} \gg f_{in}$ are the same as those shown in Fig. 16.10 with V_{in} , P_u , and P_{u-dsbl} interchanged with V_{osc} , P_d , and P_{d-dsbl} , respectively.

$$16.7) \quad f_{fr} = \frac{I_1}{4V_D C_{osc}}$$

$$\text{Assuming } V_D \approx 0.7 \text{ V} \Rightarrow 10 \text{ M} = \frac{I_1}{2.8 C_{osc}} \Rightarrow \frac{I_1}{C_{osc}} = 28 \text{ M}$$

$$\text{Choosing } \underline{C_{osc} = 0.5 \text{ pF}} \Rightarrow \underline{I_1 = 14 \mu\text{A}}$$

$$V_D (T_{nom} + 20^\circ) = 700 \text{ mV} - 20 \times 2 \text{ mV} = 0.66 \text{ V}$$

$$\Rightarrow f_{fr} (T_{nom} + 20^\circ) = \frac{14 \mu}{4 \times 0.66 \times 0.5 \text{ p}} = \underline{10.6 \text{ MHz}}$$

16.8) Since $f_{osc} \propto V_{DD}$:

$$f_{osc} \Big|_{V_{DD}=5.5V} = \frac{5.5}{5} f_{osc} \Big|_{V_{DD}=5V} = 1.1 f_{osc} \Big|_{V_{DD}=5V}$$

That is a 10% increase in the frequency of osc.

$$\text{Time-Jitter} = T_{osc}(5V) - T_{osc}(5.5V) \approx \underline{0.1 T_{osc}(5V)}$$

16.9) Assuming a small differential voltage can switch the inverter, the delay of each stage is the time required for each output to change by $V_{ref}/2$.

$$V_o(t) = V_{ref} (1 - e^{-t/\tau_{inv}}) = V_{ref}/2 \Rightarrow \tau_{inv} = RC_L \ln 2$$

Also, $R = V_{ref}/I_b$. Therefore, $f_{osc} = \underline{\frac{I_b}{nV_{ref} RC_L \ln 2}}$

where n is the number of stages.

16.10) Using the result of the previous problem, and noting

$$I_b = \frac{V_{ctrl}}{R}, \text{ we have: } f_{osc} = \underline{\frac{V_{ctrl}}{nV_{ref} RC_L \ln 2}}$$

For $n=4$, $V_{ref}=1V$, $R=100k\Omega$, $C_L=0.1pF$, and $V_{ctrl}=1V$:

$$\underline{f_{osc} \approx 36 \text{ MHz}}, \quad \underline{K_{osc} = 2\pi \cdot 36 \text{ MHz/V}}$$

16.11) If $t_1 =$ "the time required to discharge C_1 from V_{DD} to V_{ref} "
 $t_2 =$ "the time " " " " C_2 " " " "

Then: $T_{osc} = t_1 + t_2$

Using $I = \frac{V_{ctrl}}{R}$ & $I = C \frac{dV}{dt} \Rightarrow t_1 = \frac{V_{ctrl}}{RC_1(V_{DD} - V_{REF})}$

& $t_2 = \frac{V_{ctrl}}{RC_2(V_{DD} - V_{REF})}$

$f_{osc} = \frac{1}{t_1 + t_2} = R \frac{C_1 C_2}{C_1 + C_2} \frac{V_{DD} - V_{REF}}{V_{ctrl}}$
