## Tatum: Parallel Timing Analysis for Faster Design Cycles and Improved Optimization

Kevin E. Murray and Vaughn Betz



















### Static Timing Analysis (STA)



- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)





- Forward: Arrival Times
- Backward: Required Times & Slack
- •Linear Time: O(V+E)



# Tatum



### Tatum

- High performance & full featured STA engine
- •Supports:
  - Maximum (Setup) & Minimum (Hold) Analysis
  - Multiple Clocks
  - Various Timing Constraints/Exceptions
    - False Paths
    - Multicycle Paths
  - Application defined Timing Graph
  - Application defined Delay Calculator



### Tatum

- High performance & full featured STA engine
- •Supports:
  - Maximum (Setup) & Minimum (Hold) Analysis
  - Multiple Clocks
  - Various Timing Constraints/Exceptions
    - False Paths
    - Multicycle Paths
  - Application defined Timing Graph
  - Application defined Delay Calculator

Not Enough!



## FPGA Design Flow & STA

- STA used extensively to guide optimization
  - VPR calls STA hundreds of times
  - Quartus can spend 25+% run-time on STA [1]
- Typically use stale timing information





## FPGA Design Flow & STA

- STA used extensively to guide optimization
  - VPR calls STA hundreds of times
  - Quartus can spend 25+% run-time on STA [1]
- Typically use stale timing information





### **Design Flow Pressures on STA Run-Time**

•More clock-domains (10s, 100s?) FPGA Size and SPECInt Over Time • More timing corners (1, 2, 4, 8?) 600 Largest FPGA SPECint Increasing design size Normalized Value (1998) 500400 Limited single-threaded performance gains 300 Increasing CAD flow  $200 \cdot$ parallelization  $100 \cdot$ •Ahmdal's law: 4x speed-up limit 0-1998 2000 2000 2004 2000 2010 at 25% STA! Year



## **Design Flow Pressures on STA Run-Time**

•More clock-domains (10s, 100s?) FPGA Size and SPECInt Over Time • More timing corners (1, 2, 4, 8?) 600 Largest FPGA SPECint Normalized Value (1998) 500Increasing design size 400 Limited single-threaded performance gains 300 Increasing CAD flow  $200 \cdot$ parallelization  $100 \cdot$ • Ahmdal's law: 4x speed-up limit 0-2002 2004 006 2000 2010 2012 1998 at 25% STA! STA must be really fast ear

7

How to Speed-Up STA?

Algorithmic Improvements?

Bad News: Already linear time!

STA has low Arithmetic Intensity:

- Lots of memory access (edges, nodes, times)
- Limited computation (SUM, MAX)
- •Try to maximize data re-use!
  - Efficient data structures
  - Single set of traversals for:
    - All clock domains & timing corners
    - Setup & Hold Analysis





How to Speed-Up STA?

Algorithmic Improvements?

Bad News: Already linear time!

STA has low Arithmetic Intensity:

- Lots of memory access (edges, nodes, times)
- Limited computation (SUM, MAX)
- •Try to maximize data re-use!
  - Efficient data structures
  - Single set of traversals for:
    - All clock domains & timing corners



Setup & Hold Analysis





# **STA Parallelization**



#### **STA Parallelization Challenges**

- Dependency Structure
  - Timing Graph defines dependencies
  - Must be respected in parallelization



High Logic Depth



**Deeply Pipelined** 

#### •Low Arithmetic Intensity



#### **STA Parallelization Challenges**

- Dependency Structure
  - Timing Graph defines dependencies
  - Must be respected in parallelization



High Logic Depth

**Deeply Pipelined** 

#### •Low Arithmetic Intensity



#### **STA Parallelization Challenges**

- Dependency Structure
  - Timing Graph defines dependencies
  - Must be respected in parallelization



High Logic Depth

**Deeply Pipelined** 

•Low Arithmetic Intensity





#### **Parallel Platforms**



GPU?



CPU?



#### **GPU** Parallelization

	Speed-Up
Kernel	<b>6.2</b> x
Overall	<b>0.9</b> X



#### **GPU** Parallelization

	Speed-Up
Kernel	<b>6.2</b> x
Overall	<b>0.9</b> X

## Data Transfer Limits GPU Speed-up!



#### **GPU** Parallelization

	Speed-Up
Kernel	<b>6.2</b> x
Overall	<b>0.9</b> X

## Data Transfer Limits GPU Speed-up!

•Compute: O(V+E)



•Data: O(V+E)

Push Arrival Time from Source to Sink





Push Arrival Time from Source to Sink





Push Arrival Time from Source to Sink





Must use locks to synchronize

Push Arrival Time from Source to Sink



Must use locks to synchronize

- Pull arrival times from Sources
- Requires bi-directional edges





- Pull arrival times from Sources
- Requires bi-directional edges





- Pull arrival times from Sources
- Requires bi-directional edges





No Locks!

- Pull arrival times from Sources
- Requires bi-directional edges



## **Performance Results**



#### Tatum STA Performance: Tau'15 ASIC Benchmarks

#### Self-relative speed-up



#### Tatum STA Performance: Tau'15 ASIC Benchmarks

#### Self-relative speed-up



#### Tatum STA Performance: Tau'15 ASIC Benchmarks

#### Self-relative speed-up



#### Tatum STA Performance: Titan Benchmarks



#### Tatum STA Performance: Titan Benchmarks



#### Tatum STA Performance: Titan Benchmarks

#### Relative to VPR 7 timing analyzer 35 32.0 × Linear Speed-up Titan23 30 Titan23 (Multi-clock) Geomean Speed-Up ر $15.2 \times$ 10 5 0 2 8 16 32 17 P (Number of Cores)

# Improving Optimization



#### **Placement Critical Path Optimization**







Up-to-date Timing Info















0.5





















## Conclusion



#### Conclusion

- Tatum STA Engine
  - Full featured & high performance
  - •15-32x faster than VPR 7 STA with 32 cores
  - Already used by:
    - VTR 8
    - CGRA-ME
- Fast STA enables new possibilities for timing-driven CAD
  - •4%  $F_{max}$  in late placement
  - •Routing, Placement, Clustering, Synthesis, ....



# Thanks!

## Questions?

Email: kmurray@eecg.utoronto.ca

# Tatum Open Source Release: uoft.me/tatum



# Backup



#### Multi-corner STA

