

The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

# From Quartus to VPR: **Converting HDL to BLIF with the Titan Flow**

### Motivation

- Few real benchmarks designs in academic FPGA CAD
- Missing HDL coverage and IP library

# **Hybrid Flow**

- Quartus II performs HDL elaboration and technology mapping
- Full support for SystemVerilog, VHDL and Altera's IP Library

# **VQM Generation**

- Set hidden variables in Quartus II
- Must remove encrypted IP


# VQM2BLIF


 Converts VQM into academic netlist (BLIF) based on VPR arch. file

**User Defined** FPGA Arch.

Kevin E. Murray, Scott Whitty, Suya Liu, Jason Luu, Vaughn Betz

#### **Titan CAD Flow**








• Created flow enabling conversion from HDL to BLIF with minimal benchmark modifications

• Used flow to compare Quartus II and



**VPR (left) and Quartus II (right)** placement of the *bc\_small* benchmark

### Download

**Titan Flow & Benchmarks:** http://uoft.me/titan