

A 5-Gbps Optical Receiver with Monolithically Integrated Photodetector in 0.18- μm CMOS

Tony Shuo-Chun Kao and Anthony Chan Carusone

Edward S. Rogers, Sr. Department of Electrical & Computer Engineering, University of Toronto
10 Kings College Rd., Toronto, Ontario, M5S 3G4, Canada

Abstract—This paper describes an optical receiver with monolithically integrated photodetector in 0.18- μm CMOS technology using a combination of spatially modulated light detection and an analog equalizer. A transimpedance amplifier employing negative Miller capacitance is introduced to increase its bandwidth without causing gain peaking. Occupying a core area of 0.72 mm², the fully integrated optical receiver achieves 4.25 Gbps and 5 Gbps with a power consumption of 144 mW and 183 mW respectively.

Index Terms—CMOS integrated circuits, equalizers, monolithically integrated photodiode, negative Miller capacitance, photodetector, transimpedance amplifier

I. INTRODUCTION

Optical receivers have become an active area of research as they can be used in short-distance communication systems such as local-area networks (LAN), fiber-to-the-home (FTTH), and automotive interconnects. Optical interfaces are also required in optical storage systems such as CD-ROM, DVD, and Blu-ray Disc. In all these applications, a photodetector is necessary to establish the conversion from light to electrical signal for further processing. Monolithically integrated photodetectors in standard CMOS technology are attractive since the extra overhead and cost during assembly for multi-chip solutions can be avoided. In addition, ESD problems and parasitics associated with bond wires can also be eliminated.

In general, light detection in CMOS technology is performed by a reverse biased PN junction which creates a depletion region to collect the electron-hole pairs generated by incident photons. However, the penetration depth of 850-nm light is much greater than the location where the depletion region occurs in standard CMOS technology (typically 1 μm to 2 μm below the surface). Consequently, photons are absorbed and carriers are generated deep in the silicon substrate. They slowly diffuse to the depletion region. This slow diffusion mechanism limits the data rate to only a few hundreds of Mbps if no compensation techniques are employed [1]. Several methods have been proposed to eliminate the slow diffusive carriers and improve the speed of monolithically integrated photodetectors. In standard CMOS technology without any modification to the process, speed can be increased by applying a high reverse bias voltage, often higher than the power supply, to generate a thick depletion region [2], [3]. This approach however seriously impacts the reliability of the photodetector. A spatially modulated light (SML) detector comprising alternating covered and exposed diodes has also been used to eliminate the slow diffusive carriers [4]. Alternately,

equalization can be applied to directly compensate the low intrinsic bandwidth of the photodiode [1].

This paper describes the design of a 5-Gbps fully integrated optical receiver including photodetector, transimpedance amplifier (TIA), equalizer, and post amplifier (PA). To the authors' knowledge, it is the fastest fully integrated optical receiver implemented in a standard CMOS technology. A TIA employing negative Miller capacitance to extend its bandwidth without causing gain peaking is also introduced.

II. PHOTODETECTOR

A simplified cross section of the SML detector consisting of an exposed and a covered photodiode with a light-blocking metal is shown in Fig. 1. When the light is incident on the surface of the detector, carriers generated in the depletion region are immediately collected by the exposed photodiode. Carriers generated in the deep substrate will diffuse towards the depletion region and have equal probability of reaching either the exposed or the covered photodiode. Hence, when the signal currents collected by these two photodiodes are subtracted, the slow diffusive carriers are cancelled and a faster response is obtained. The cancellation however reduces the responsivity of the photodetector, and a low-noise TIA is necessary to amplify differential currents in the range of a few microamperes from the SML detector without degrading the sensitivity. The actual layout of the SML detector consists of alternating fingers of exposed and covered photodiodes with the dimensions shown in Fig. 1. The area of the SML detector is 75 $\mu\text{m} \times 75 \mu\text{m}$ to facilitate coupling to multimode fibers.




Fig. 1. Cross section of the SML detector.

III. CIRCUIT DESIGN

The architecture of the proposed optical receiver is shown in Fig. 2. It begins with the SML detector which converts the incident optical power into two currents. A differential TIA converts the two currents from the photodiodes into




Fig. 10. Measured eye diagrams in HP mode at 5 Gbps for a $2^{31} - 1$ PRBS pattern and an average P_{opt} of -3 dBm with (a) equalization off and with (b) equalization on (horizontal scale: 75 ps/div, vertical scale: 50 mV/div).




Fig. 11. Measured BER as a function of average P_{opt} at different data rates under (a) LP mode and (b) HP mode.

V. CONCLUSION

The design of an optical receiver with monolithically integrated photodetector was investigated. A combined approach of a SML detector with an analog equalizer was used to extend the state-of-the-art data rate to 5 Gbps. To the authors' knowledge, it is the fastest photodetector integrated in a standard CMOS technology using standard supplies below 3.3 V. A low-noise TIA with high bandwidth and high transimpedance gain was also proposed. By employing negative Miller capacitance, the bandwidth of the TIA can be extended while keeping a flat frequency response. The measurement results of the optical receiver operating in two modes are compared with recently published photodetectors built in standard CMOS technology in Table I. Among the references mentioned in Table I, [2], [5], and [9] are the only ones that have an integrated TIA and PA together with the photodetector on chip. A more detailed comparison between these fully integrated optical receivers with this work is summarized in Table II. Although 5 Gbps was reported in [3], it used a very high supply at 13.9 V to reverse-bias its photodiode through a bias-T. In addition, the authors failed to report the sensitivity at 5 Gbps. Moreover, since TIA and PA were not integrated on chip with the photodetector, an external TIA was used for testing. In conclusion, the optical receiver achieves a better sensitivity at 2.5 Gbps and 3.125 Gbps at a BER less than 10^{-12} compared to [2] and [5] in both HP and LP modes. When operating in the LP mode, the optical receiver accomplishes so with less power consumption than [5]. The

TABLE I
PHOTODETECTORS IN STANDARD CMOS TECHNOLOGY

	Technology	Responsivity	Highest Supply	Data Rate
[1]	0.18- μm CMOS	-	1.8 V	3 Gbps
[2]	0.18- μm CMOS	-	6 V	2.5 Gbps
[3]	0.18- μm CMOS	0.38 A/W	13.9 V	5 Gbps
[4]	0.6- μm CMOS	0.1 A/W	5 V	250 Mbps
[5]	0.18- μm CMOS	0.07 A/W	3.3 V	3.125 Gbps
[9]	0.18- μm CMOS	0.03 A/W	1.8 V	1.2 Gbps
This work (LP)	0.18- μm CMOS	0.05 A/W	3.3 V	4.25 Gbps
This work (HP)	0.18- μm CMOS	0.05 A/W	3.3 V	5 Gbps

TABLE II
DETAILED COMPARISON OF FULLY INTEGRATED OPTICAL RECEIVERS INCLUDING PHOTODETECTOR, TIA, AND PA

	Power	Data Rate	Sensitivity	Area
[2]	138 mW	2.5 Gbps	-4.5 dBm	0.53 mm ²
[5]	175 mW	3.125 Gbps	-4.2 dBm	0.7 mm ²
[9]	250 mW	1.2 Gbps	-8 dBm	4.5 mm ²
This work (LP)	144 mW	2.5 Gbps	-9.5 dBm	0.72 mm ²
		3.125 Gbps	-8.5 dBm	
This work (HP)	183 mW	2.5 Gbps	-7.5 dBm	0.72 mm ²
		3.125 Gbps	-6.8 dBm	
		4.25 Gbps	-4.5 dBm	
		5 Gbps	-3 dBm	

improvement in sensitivity justifies the design of the proposed low-noise TIA compared to the RGC stage. With a maximum data rate of 5 Gbps, it is the only fully integrated optical receiver operating at speeds exceeding 3.125 Gbps.

ACKNOWLEDGMENT

The authors would like to thank Broadcom Corp. for funding support and CMC for fabrication services.

REFERENCES

- [1] S. Radovanovic, A.-J. Annema, and B. Nauta, "A 3-Gb/s optical detector in standard CMOS for 850-nm optical communication," *Solid-State Circuits, IEEE Journal of*, vol. 40, no. 8, pp. 1706–1717, Aug. 2005.
- [2] W.-Z. Chen and S.-H. Huang, "A 2.5 Gbps CMOS fully integrated optical receiver with lateral PIN detector," *Custom Integrated Circuits Conference, 2007. CICC '07. IEEE*, pp. 293–296, Sept. 2007.
- [3] W.-K. Huang, Y.-C. Liu, and Y.-M. Hsin, "Bandwidth enhancement in Si photodiode by eliminating slow diffusion photocarriers," *Electronics Letters*, vol. 44, no. 1, pp. 52–53, 3 2008.
- [4] C. Rooman, D. Coppee, and M. Kuijk, "Asynchronous 250 Mbit/s optical receivers with integrated detector in standard CMOS technology for optocoupler applications," *Solid-State Circuits Conference, 1999. ESSCIRC '99. Proceedings of the 25th European*, Sept. 1999.
- [5] W.-Z. Chen, S.-H. Huang, G.-W. Wu, C.-C. Liu, Y.-T. Huang, C.-F. Chin, W.-H. Chang, and Y.-Z. Juang, "A 3.125 Gbps CMOS fully integrated optical receiver with adaptive analog equalizer," *Solid-State Circuits Conference, 2007. ASSCC '07. IEEE Asian*, pp. 396–399, Nov. 2007.
- [6] E. Sackinger, *Broadband Circuits for Optical Fiber Communication*. John Wiley & Sons, Inc., 2005.
- [7] H. Zimmermann, *Silicon Optoelectronic Integrated Circuits*. Springer, 2004.
- [8] S. Galal and B. Razavi, "10-Gb/s limiting amplifier and laser/modulator driver in 0.18- μm CMOS technology," *Solid-State Circuits, IEEE Journal of*, vol. 38, no. 12, pp. 2138–2146, Dec. 2003.
- [9] C. Hermans, F. Tavernier, and M. Steyaert, "A Gigabit optical receiver with monolithically integrated photodiode in 0.18- μm CMOS," *Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European*, pp. 476–479, Sept. 2006.