

Pre-FEC and Post-FEC BER as Criteria for Optimizing Wireline Transceivers

Ming Yang^{*}, Shayan Shahramian[†], Henry Wong[†], Peter Krotnev[†], and Anthony Chan Carusone^{*}

* Integrated System Laboratory, University of Toronto, Toronto, Canada [†] Huawei Technologies Canada, Kanata, Canada

2021 IEEE International Symposium on Circuits and Systems May 22-28, 2021 Virtual & Hybrid Conference

- 2.Wireline Transceiver Model
- **3.Impact of Varying FFE and DFE Tap Weights on Pre-FEC and Post-FEC BER**
- 4.1/(1+D) Pre-Coding
- **5.Conclusion**

Motivation

 \geq Common receiver DSP equalizer blocks in 100Gb/s+ wireline applications:



Decision-Feedback Equalizer (DFE) Error propagation Speed limited by critical feedback path No noise amplification

Forward-Error Correction (FEC) code have also become an integral part of the DSP Standard Reed-Solomon (RS) to mitigate DFE error propagation ➢ Ex: RS(544,514,15) KP4 code to achieve a targeted post-FEC BER <10⁻¹⁵



Motivation



> Three performance metrics for optimizing equalizer coefficients in wireline transceivers: > SNR (Implicitly the optimization criteria when using LMS adaptation) ➢ Pre-FEC BER ➢ Post-FEC BER

Metric	FFE Noise Amplification	DFE Error Propagation	
SNR	\checkmark	*	
Pre-FEC BER	\checkmark	\checkmark	
Post-FEC BER	\checkmark	\checkmark	



Sensitivity to Long Burst

 \checkmark

- \succ FFE and DFE tap coefficients are typically optimized to maximize signal-to-noise ratio (SNR) or to minimize the mean-squared error (MMSE) or pre-FEC BER [1-3]
- > Equalizer parameters found by conventional methods do not necessarily minimize post-FEC BER
- > This paper presents an accurate and efficient methodology for finding the impact of wireline transceiver parameters, such as equalizer coefficients, on post-FEC BER

1.Motivation 2.Wireline Transceiver Model a. System Overview **b.DFE Error Propagation 3.Impact of Varying FFE and DFE Tap Weights on Pre-FEC and Post-FEC BER** 4.1/(1+D) Pre-Coding **5.Conclusion**



Transceiver Model – System Overview



 \succ Equalized pulse response $\alpha(z)$ is generated by convolving the physical channel's pulse with the impulse response of other TX driver, CTLE and RX FFE

Additive white Gaussian noise (AWGN) assumed at CTLE input, creating correlated noise samples after CTLE filtering



components in the link, such as the TX FFE,

Transceiver Model – DFE Error Propagation [Yang, TCAS-I, 2020]



> Example of a 2-tap DFE represented by a simplified 4-state Markov model

Time-unrolling the Markov DFE model to generate PAM trellis

> Apply trellis dynamic programming to the PAM trellis to efficiently collect all error patterns

- 2.Wireline Transceiver Model
- **3.Impact of Varying FFE and DFE Tap Weights on** Pre-FEC and Post-FEC BER
 - a. Pre-FEC vs Post-FEC BER Optimum
 - **b. Simulation Results**
- 4.1/(1+D) Pre-Coding
- 5.Conclusion

Pre-FEC vs Post-FEC BER Optimum - Link Setup



> A channel model with 30 dB insertion loss for a link communicating 4-PAM symbols at 56 GBaud/s subject to 0.55 V_{P-P} swing at TX, 4.58 mV_{rms} integrated rms noise

> A simplified CTLE model provides 12 dB peaking gain with 0 dB gain at DC

>A 1-tap DFE and a 7-tap FFE with 2 pre-cursor and 4 post-cursor taps at RX

➤ The post-FEC BER is calculated assuming the standard KP4 RS(544,514, 15) code

Pre-FEC vs Post-FEC BER Optimum



 \succ Vastly different optimal point with proposed optimization approach

Tradeoff between FFE noise amplification and DFE error propagation



Significant improvement in post-FEC BER using proposed optimization approach

Simulation Results

- \geq More extensive simulation results using six measured channel responses to validate our methodology using post-FEC BER
- \succ TX has a 2-tap FFE providing 5 dB pre-emphasis, and the RX FFE has 15 taps, including 3 pre-cursor taps and 11 post-cursor taps
- > An 8th-order CTLE model was applied to equalize all six channels having 30–40 dB insertion loss
- The equalized pulse responses including TX FFE, CTLE and PHY channel are tabulated in Table I of the paper

Simulation Results



 \geq Plot both the pre-FEC BER and post-FEC BER as a function of DFE tap weight α_1/α_0 for the 36 dB channel

 \geq Simulated at two integrated rms noise levels: 1.62 mV_{rms} (low noise) and 2.42 mV_{rms} (high noise)

Different DFE coefficients at pre-FEC and post-FEC optimal > Post-FEC BER is minimized at a lower α_1/α_0 than pre-FEC

Simulation Results



- Repeating the same analysis for all six measured channels
- The optimal post-FEC BER obtained by post-FEC optimization is always superior

- 2.Wireline Transceiver Model
- **3.Impact of Varying FFE and DFE Tap Weights on Pre-FEC and Post-FEC BER**
- 4.1/(1+D) **Pre-Coding**
- **5.Conclusion**

1/(1+D) Pre-Coding



 \geq A wireline transceiver model incorporating 1/(1+D) pre-coding to mitigate DFE error bursts

> 1/(1+D) decoder removes burst errors because the error d_k - b_k in the current received symbol is added to the error $d_{k-1}-b_{k-1}$ in the previously received symbol

> Isolated individual symbol errors give rise to two consecutive symbol errors after decoding

> Method in [5] is used to generate the post-FEC BER results including 1/(1+D) pre-coding

M SYMBOL	DE	FEC CO	DER]_	►R	XC	Data	3
coder Input t k	0	2	3	1	1	0	2	
oder Output b k	0	2	1	0	1	3	3	
E Output d k	0	3	1	0	1	3	3	
or Value d k -b k	0	1	0	0	0	0	0	
oder Output y k	0	3	0	1	1	0	2	

1/(1+D) Pre-Coding



 \geq Post-FEC BER of the previous 36dB channel case with and without 1/(1+D) pre-coding

> With pre-coding, both post-FEC and pre-FEC BER are minimized with the same equalizer coefficients

- 2.Wireline Transceiver Model
- **3.Impact of Varying FFE and DFE Tap Weights on Pre-FEC and Post-FEC BER**
- 4.1/(1+D) Pre-Coding
- **5.Conclusion**

Conclusion

> Using SNR or pre-FEC BER as performance metrics may not be effective in minimizing post-FEC BER when architecting and optimizing wireline links.

 \geq Error propagation is not accurately accounted for when SNR or pre-FEC BER are used.

> In general, links attain their minimum post-FEC BER with equalizer coefficients very different from those that minimize pre-FEC BER.

 \succ The introduction of 1/(1+D) pre-coding mitigates the impact of error bursts, ensuring that both pre-FEC and post-FEC BER are minimized with the same equalizer coefficients.

References

- M. Abdulrahman and D. D. Falconer, "Cyclostationary crosstalk suppression by decision feedback equalization on digital subscriber loops,", IEEE J. Selected Areas 1. *Commun.*, vol. 10, no. 3, pp. 640–649, Apr. 1992.
- Sheng Chen, L. Hanzo and B. Mulgrew, "Adaptive minimum symbol-error-rate decision feedback equalization for multilevel pulse-amplitude modulation," in IEEE 2. Transactions on Signal Processing, vol. 52, no. 7, pp. 2092-2101, July 2004, doi: 10.1109/TSP.2004.828944.
- Chen-Chu Yeh and J. R. Barry, "Adaptive minimum bit-error rate equalization for binary signaling," in *IEEE Transactions on Communications*, vol. 48, no. 7, pp. 1 3. 226-1235, July 2000, doi: 10.1109/26.855530.
- M. Yang, S. Shahramian, H. Shakiba, H. Wong, P. Krotnev and A. C. Carusone, "Statistical BER Analysis of Wireline Links With Non-Binary Linear Block Codes S 4. ubject to DFE Error Propagation," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 1, pp. 284-297, Jan. 2020, doi: 10.1109/TCSI.2019.294 3569.
- M. Yang, S. Shahramian, H. Shakiba, H. Wong, P. Krotnev and A. Carusone, "A Statistical Modeling Approach for FEC-Encoded High-Speed Wireline Links," Desi 5. gnCon 2020, Santa Clara, CA, 2020.
- K. Gopalakrishnan et al., "A 40/50/100Gb/s PAM-4 ethernet transceiver in 28nm CMOS," 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Fra 6. ncisco, CA, 2016, pp. 62-63.
- A. Cevrero et al., "6.1 A 100Gb/s 1.1pJ/b PAM-4 RX with Dual-Mode 1-Tap PAM-4 / 3-Tap NRZ Speculative DFE in 14nm CMOS FinFET," 2019 IEEE Internationa 7. I Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 112-114, doi: 10.1109/ISSCC.2019.8662495.
- R. Narasimha, N. Warke and N. Shanbhag, "Impact of DFE error propagation on FEC-based high-speed I/O links," GLOBECOM 2009 2009 IEEE Global Telecom 8. *munications Conference*, Honolulu, HI, 2009, pp. 1-6.
- A. Szczepanek, I. Ganga, C. Liu, and M. Valliappan, "10GBASE-KR FEC tutorial," Website, http://www.ieee802.org. 9.
- Transcoding/FEC Options and Trade-offs for 100 Gb/s Backplane and Copper Cable, IEEE Standard 802.3bj, Nov. 2011. 10.
- FEC Codes for 400 Gbps 802.3bs, IEEE Standard 802.3bs, Nov. 2014. 11.
- X. Dong, G. Zhang and C. Huang, "Improved engineering analysis in FEC system gain for 56G PAM4 applications," *DesignCon 2018*, Santa Clara, CA, 2018. 12.
- S. Kiran et al., "Modeling of ADC-Based Serial Link Receivers With Embedded and Digital Equalization," in IEEE Transactions on Components, Packaging and Ma 13. nufacturing Technology, vol. 9, no. 3, pp. 536-548, March 2019.