## **Enabling Realistic Benchmark Testing in Academic FPGA Design** Scott Whitty, Jason Luu, Jonathan Rose and Vaughn Betz Results What is an FPGA? The Edward S. Rogers Department of Electrical and Computer Engineering, University of Toronto . . . . . A New FPGA Software Flow This new benchmark suite has Hybrid Flow, allowing future The process of testing a circuit on an FPGA is generally comprised of several individual exploration of new FPGA software tools that create a **flow**. There are three key phases to these flows: architectures using such realistic circuits. Elaboration Interpret the high-level description of the circuit. These chips have many modern applications including internet **Logical Synthesis** • Optimize the logic of the circuit. released in March 2011 with the **Physical Synthesis** Optimize the physical layout of the circuit on the FPGA. Academic Flow. Their sizes are Creating FPGAs compared to the new suite Academic Flow <sup>1,2,3</sup> Industrial Flow an Altera Stratix IV<sup>®</sup> FPGA they **FPGA #1** consume. **Circuit Description Circuit Description** Creating an FPGA OUT \* - Member of the previous benchmark Suite, released March 2011 architecture is a very complex **X**<sup>3</sup> • For reference, the Stratix IV E Family of Devices has a maximum of: <sup>4</sup> task. Simply given two + ODIN II 813,050 Logic Elements different hypothetical FPGAs, it 33,294,000 Memory Bits is often difficult to determine **1,288** 18x18 Multipliers ABC **Note:** All bars have a baseline at 0. VS. which is better. The best way <u>FPGA #2</u> **Comparing Benchmark Circuits' Comparing Benchmark Circuits' Comparing Benchmark Circuits'** to compare two architectures **Resource Usage on a Modern FPGA Resource Usage on a Modern FPGA Resource Usage on a Modern FPGA QUARTUS®II** FPGA VPR is to implement standardized (Logic Elements) (Multipliers) (Memory Bits) Description 0.06 **benchmark circuits** on each $\sqrt{3}$ -**8** 0.05 and then compare the results. Results Results **6** 0.03 📕 Max **Benchmark Circuit #1** Max 📕 Max **Pro:** The software takes a hypothetical FPGA as **Pro:** Many modern developers and researchers 🔳 Mean Mean Mean input, allowing the user to test their own architectures use Altera's Quartus<sup>®</sup> II to make their Media Media Media against each other. circuits, which means it can handle realistic OUT $X^3$ • benchmarks. **Con:** ODIN II does not support the full IEEE Standard <u>FPGA #1</u> **Con:** The commercially available software can 1364-1995 Verilog Hardware Description Language or Previous Suite New Suite Previous Suite New Suite Previous Suite New Suite its later versions. This means it cannot interpret the only implement circuits on a predefined set of -OUT **Benchmark Suite Benchmark Suite Benchmark Suite** When this benchmark is vast majority of large developed circuits, and it is FPGAs, which disallows users from testing their **X**<sup>3</sup> • difficult and very time consuming to convert them. own architectures. implemented on FPGA #1, it Although the new suite shows a marked improvement from previous benchmarks, there is still requires much fewer **routing** need for more realistic benchmarks. Future work includes gathering even larger, more complex Hybrid Flow resources than when it is circuits to add to the suite. implemented on FPGA #2. This <u>FPGA #2</u> **Circuit Description** means FPGA #1 will use less References HOUT power and run faster than By using the powerful interpretation X3 -FPGA #2. capability of Quartus II and the data-International Symposium on Field-Programmable Custom Computing Machines pg. 149-156, 2010 driven nature of the academic tools, a 2. Mishchenko, A. et. al "ABC: A System for Sequential Synthesis and Verification" Electrical Engineering and Computer Sciences UC Berkley, new flow was created that can http://www.eecs.berkeley.edu/alanmi/abc 2009 QUARTUS<sup>®</sup>II So clearly #1 is the better FPGA architecture. Right? implement large, realistic benchmarks 3. Luu, J. and Anderson, J.H. and Rose, J.S. "Architecture Description and Packing for Logic Blocks with Hierarchy, Modes and Complex Interconnect" Proceedings on a hypothetical FPGA architecture. of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pg.227-236, 2011 **Benchmark Circuit #2** Translator 4. Altera Corporation. "Stratix IV Device Handbook Volume 1" http://www.altera.com/literature/hb/stratix-iv/stx4 siv51001.pdf 2011 To make this new flow possible, OUT ABC Acknowledgments Quartus II is interrupted and it outputs an intermediate file describing the It depends on the benchmark! ✓ FPGA VPR Description

Results

A Field-Programmable Gate Array (FPGA) is a software-configurable digital hardware chip. An FPGA Designer creates a digital circuit which is translated by software and then sent to the chip. The chip then configures its logic appropriately and connects it as required by the Designer.



routers, medical imaging technology, and fish range finders.







When creating an FPGA, benchmark circuits are critical in evaluating different design decisions. However, *which* benchmarks you use is just as important. Modern FPGA users have incredibly large and complex requests, so it is very important to test with large and complex benchmarks. Otherwise, the results may not accurately reflect the FPGA's real-world applicability.

circuit. A translator tool then converts that file into a format compatible with ABC and VPR.

	Logic Elements	Memory Bits	Multipliers
diffeq1*	222	0	12
diffeq2*	223	0	12
fir_filter	759	0	0
LU8PEEng	9781	2700	32
LU64PEEng	60752	18407	256
ch_dfsin	20681	217	72
mcml	11763	600	72
or1200*	3359	242	4
blob_merge*	5330	0	0
reed_solomon*	3184	120	0
sha*	772	0	0
spree	765	128	4



1. Jamieson, P. and Kent, K.B. and Gharibian, F. and Shannon, L. "Odin II-An Open-Source Verilog HDL Synthesis Tool for CAD Research", 2010 18th IEEE Annual



The researchers gratefully acknowledge the support and contributions of the following organizations.



been successfully passed through the

A previous benchmark suite was below, relative to the percentage of







The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO