1.0 Purpose

The purpose of this lab is to become familiar with the design of finite state machines. You will do two designs: one for from "scratch" where you create the entire schematic, and one using the state machine specification methods available in VHDL.