

University of Toronto, Faculty of Applied Science and Engineering  
 Department of Electrical and Computer Engineering

**ECE 241F - Digital Systems**

September - December 1999

A. Carusone, P. Lehn, J. Rose

**Lecture, Lab Schedule and Contents**

#	Date (accurate section3 )	Lecture	Chapter	Lab
1	Sept 10	<ul style="list-style-type: none"> <li>• Motivation &amp; course outline</li> <li>• handouts: tutorial, expectations, lab schedule, lab, project</li> </ul>	1	<ul style="list-style-type: none"> <li>• No lab</li> </ul>
2	Sept 14	<ul style="list-style-type: none"> <li>• light switches as logic functions,</li> <li>• truth tables; gates</li> <li>• basic AND/OR Gates</li> </ul>	2	<ul style="list-style-type: none"> <li>• No lab</li> </ul>
3	Sept 15	<ul style="list-style-type: none"> <li>• Variables &amp; Functions, inversion</li> <li>• simple boolean expressions</li> <li>• simple synthesis of logic - from truth tables</li> </ul>	2	
4	Sept 17	<ul style="list-style-type: none"> <li>• Lab 1 Discussion</li> <li>• Voltage,</li> <li>• Transistor switch</li> <li>• 7400 series</li> <li>• NMOS gate</li> </ul>	2	
5	Sept 21	<ul style="list-style-type: none"> <li>• NMOS &amp; CMOS gates - build using transistors</li> </ul>	3	<ul style="list-style-type: none"> <li>• Lab 1</li> <li>• TTL/Protoboard</li> </ul>
6	Sept 22	<ul style="list-style-type: none"> <li>• finish NMOS &amp; CMOS</li> <li>• PALS &amp; CPLDs</li> </ul>	3	<ul style="list-style-type: none"> <li>• comb logic; show that two circuits have same function</li> </ul>
7	Sept 24	<ul style="list-style-type: none"> <li>• Lab 2 Discussion</li> <li>• Intro to CAD</li> <li>• Intro to VHDL</li> <li>• maxplus2 demo</li> </ul>	3	<ul style="list-style-type: none"> <li>• circuit debug</li> </ul>

#	Date (accurate section3 )	Lecture	Chapter	Lab
8	Sept 28	<ul style="list-style-type: none"> <li>sum of products representation, minterms</li> <li>Boolean Algebra, axioms, laws;</li> <li>simple algebraic minimization; example</li> </ul>	4	<ul style="list-style-type: none"> <li>Lab 2</li> <li>Altera Tutorial</li> <li>comb logic needed only</li> </ul>
9	Sept 29.	<ul style="list-style-type: none"> <li>Optimization 1</li> <li>K maps, 2 &amp; 3 variable</li> </ul>	4	
10	Oct 1	<ul style="list-style-type: none"> <li>Optimization 2</li> <li>3 &amp; 4 variable K maps</li> </ul>	4	
11	Oct 5	<ul style="list-style-type: none"> <li>Optimization 3</li> <li>don't cares &amp; 7 segment example</li> </ul>	4	<ul style="list-style-type: none"> <li>Lab 3</li> <li>Combinational logic for 7 segment decoder</li> </ul>
12	Oct 6	<ul style="list-style-type: none"> <li>Optimization 4</li> <li>multi-level logic, factoring</li> </ul>	5	
13	Oct 8	<ul style="list-style-type: none"> <li>Numbers/Arithmetic Representation</li> <li>Adder - using basic logic, Full Adder, ripple carry adder</li> </ul>	7	
14	Oct 12	<ul style="list-style-type: none"> <li>Sequential Logic; defn of comb. vs seq</li> <li>cross-coupled NOR latch</li> <li>Transparency, RS Latch, D Latch,</li> <li>timing diagram; desire for edge trip</li> </ul>	7	<ul style="list-style-type: none"> <li><b>MIDTERM!</b></li> <li>no lab;</li> <li>this is the missing thanksgiving monday!!!</li> </ul>
15	Oct 13	<ul style="list-style-type: none"> <li>Flip Flops 2</li> <li>master-slave D-type flip flop</li> <li>timing diagram,</li> <li>set up &amp; hold time of FF; clock-to-Q</li> </ul>	7	
16	Oct 15	<ul style="list-style-type: none"> <li>Serial Transmission of Data - shift registers, parallel to serial conv.</li> </ul>		

#	Date (accurate section3 )	Lecture	Chapter	Lab
17	Oct 19	• slop	6	• Lab 4
18	Oct 20.	• Registers/Counters • Ripple Counters • Synchronous Counter	7	• Sequential Logic - RS Latch, Master-Slave D FF + hierarchical design • • • • • Project Headsup
19	Oct 22	• State Machine 1 • intro; simple recognizer • steps - state diagram • method #1 - 1 one encoding direct method	8	• • • • • Project Headsup
20	Oct 26	• State Machine 2 • method #2 - full encoding, State Trans Table, K-map etc.	8	• Lab 5 • Adders and Registers
21	Oct 27	• State Machine 3 • VHDL of FSM • Lab 6 discussion - handshaking!	8	
22	Oct 29	• General form of Moore Machine [Mealy machine not taught!] • Example State Machine design for transmission system	8	
23	Nov 2 .	• State Machine Minimization - Brown method • Project Headsup, handout approval form	8	• Lab 6 • Small finite state machine - sequence recognizer • handshaking state machine at high speed
24	Nov 3.	• Lab 7 discussion - takes a whole lecture, concerns LPMS, handshaking big FSMs, FSM review • Demo Altera Timing Analyzer	5	
25	Nov 5.	• Signed Number Representation	5	

#	Date (accurate section3 )	Lecture	Chapter	Lab
26	Nov 9	• 2's complement addition and Subtraction	8	• Lab 7
27	Nov 10	• transistor operation at process level • real propagation delay • waveform • fanout dependency	3 5	• big finite statemachine, modules and handshaking
28	Nov 12	• Debouncing switches • four methods	3	
29	Nov 16	• RAM - SRAM • LPMs for SRAM • Altera 10K RAM • How to use RAM	5 8	• Project Week 1
30	Nov 17	• Internal working of SRAM • bit, row, column • deocder (for address bus) • tristate gate (for data bus)	3, 4 6	
31	Nov 19	• Gate Delay; critical path • maximum clock frequency • hold time violations • Flip flop timing - setup and hold, clock to Q	6	
32	Nov 23.	• Reading delays for data sheets • Ring Oscillator	6	• Project Week 2
33	Nov 24	• Cary Lookahead Adders	3	
34	Nov 26	• Hierarchical Carry Lookahead • Bit Serial Adder	10	

#	Date (accurate section3 )	Lecture	Chapter	Lab
35	Nov 30	<ul style="list-style-type: none"> <li>• FPGAs, LUT Mapping</li> <li>• Multiplexors</li> </ul>	A	<ul style="list-style-type: none"> <li>• Project Week 3</li> </ul> <p>project report due</p>
36	Dec 1	<ul style="list-style-type: none"> <li>• Multiplexors, Multiplexors as Logic</li> <li>• Demultiplexors, Decoders</li> </ul>	5	
37	Dec 3	<ul style="list-style-type: none"> <li>• Course Summary, Exam Discussion,</li> <li>slop</li> </ul>	10	