34
Xilinx HDL based hw design flow
