Graduate Theses Supervised by Jonathan Rose
-
"Routing Algorithms and Architectures for Field-Programmable Gate Arrays," Stephen Brown, PhD. Thesis, University of Toronto, 1992
PDF.
Co-supervised by Professor Z.G. Vranesic
-
"Technology Mapping for Lookup-Table Based Field-Programmable Gate Arrays," Robert Francis, PhD. Thesis, University of Toronto, 1993
PDF.
Co-supervised by Professor Z.G. Vranesic
-
"Technology Mapping and Architecture of Heterogenous Field-Programmable Gate Arrays," Jianshe He, M.A.Sc. Thesis, University of Toronto, 1993
PDF.
-
"A Field-Programmable Systems with Reconfigurable Memory," David Karchmer, M.A.Sc. Thesis, University of Toronto, 1994
PDF.
-
"Architecture and Synthesis of Field-Programmable Gate Arrays with Hard-wired Connections"
Kevin Chung, Ph.D. Thesis, University of Toronto, 1994
PDF.
-
"Architecture and Algorithms for Field-Programmable Gate Arrays with Embedded Memory," Steven J.E. Wilton,
PhD thesis, University of Toronto, 1997
PDF.
Co-supervised by Professor Z.G. Vranesic
-
"Characterization and Automatic Generation of Benchmark Circuits,"
Michael Hutton. Ph.D. Thesis, University of Toronto. June, 1997.
PDF
Co-supervised by Professor D.G. Corneil
-
"Architecture and CAD for Speed and Area Optimization of FPGAs", Vaughn Betz, Ph.D. Thesis, University of Toronto, 1998.
PDF
-
"A High-Speed Timing-Aware Router for FPGAs", Jordan Swartz, M.A.Sc. Thesis, University of Toronto, 1998.
PDF
-
"Ultra-Fast Placement for FPGAs", Yaska Sankar, M.A.Sc. Thesis, University of Toronto, 1999.
PDF
-
"Routing Architecture and Layout Synthesis for Multi-FPGA Systems", Mohammed Khalid, Ph.D. Thesis, University of Toronto, 1999.
PDF
-
"Cluster-Based Architecture, Timing-Driven Packing and Timing-Driven Placement for FPGAs", Alexander Marquardt, M.A.Sc. Thesis, University of Toronto, 1999.
PDF
-
"Real-Time Face Detection on a Configurable Hardware Platform",
Robert Mccready, M.A.Sc. Thesis, University of Toronto, 2000.
PDF
-
"The Effect of Logic Block Granularity on Deep-Submicron FPGA Performance and Density", Elias Ahmed, M.A.Sc. Thesis, University of Toronto, 2001.
PDF
-
"Nearest Neighbour Interconnect Architecture in Deep-Submicron FPGAs", Ajay RoopchanSingh, M.A.Sc. Thesis, University of Toronto, 2002.
PDF
-
"EVE: A CAD Tool Providing Placement and Pipelining Assistance for High-Speed FPGA Circuit Designs,"
William Chow, M.A.Sc. Thesis, University of Toronto, 2001.
PDF
Presentation in HTML
Presentation in Power Point
-
"Synthetic Circuit Generation Using Clustering and Iteration," Paul Kundarewich, M.A.Sc. Thesis, University of Toronto, 2002.
PDF
-
"Video-Rate Stereo Vision on Reconfigurable Hardware," Ahmad Darabiha,
M.A.Sc. Thesis, University of Toronto, 2003.
PDF
Co-supervised by Professor W.J. Maclean
-
"Hardware Accelerated Protein Identification", Anish Alex,
M.A.Sc. Thesis, University of Toronto, 2003.
PDF
-
"A Synthesis-Oriented Omniscient Manual Editor for FPGA Circuit Design,"
Tomasz Czajkowski,
M.A.Sc. Thesis, University of Toronto, 2003.
PDF
-
"Automated FPGA Design, Verification and Layout,"
Ian Kuon,
M.A.Sc. Thesis, University of Toronto, 2004.
PDF
-
"Field-Programmable Gate Array Architectures and Algorithms Optimized for Implementing Datapath Circuits,"
Andy Ye,
Ph.D. Thesis, University of Toronto, 2004.
PDF
-
"Enhancing and Using an Automatic Design System for Creating FPGAs,"
Aaron Egier,
M.A.Sc. Thesis, University of Toronto, 2004.
PDF
-
"An FPGA-Based Hardware Development System with Multi-Gigabyte Memory Capacity And High Bandwidth,"
Joshua Fender,
M.A.Sc. Thesis, University of Toronto, 2005.
PDF
-
"The Microarchitecture of FPGA-Based Soft Processors,"
Peter Yiannacouras,
M.A.Sc. Thesis, University of Toronto, 2005.
PDF
Co-supervised by Professor J.G. Steffan
-
"Improving the Area Efficiency of Heterogeneous FPGAs
with Shadow Clusters," Peter Jamieson
Ph.D. Thesis, University of Toronto, 2007.
PDF
-
"Modeling Routing Demand for Early-Stage FPGA Architecture Development,"
Wei Mark Fang,
M.A.Sc. Thesis, University of Toronto, 2007.
PDF
-
"Portable and Scalable FPGA-Based Acceleration of a Direct Linear System Solver,"
Wei Zhang,
M.A.Sc. Thesis, University of Toronto, 2008.
PDF .
Co-supervised by Dr. V. Betz
-
"Hardware Acceleration of a Monte Carlo Simulation for Photodynamic Therapy Treatment Planning,"
William Lo,
M.Sc. Thesis, University of Toronto, 2009.
PDF .
Co-supervised by Professor Lothar Lilge
-
"FPGA-Based Soft Vector Processors,"
Peter Yiannacouras
Ph.D. Thesis, University of Toronto, 2009.
PDF
Co-supervised by Professor J.G. Steffan
-
"A Hierarchical Description Language and Packing Algorithm for Heterogenous FPGAs,"
Jason Luu,
M.A.Sc. Thesis, University of Toronto, 2010.
PDF
Co-supervised by Professor J. H. Anderson
-
"Acceleration of Coevolution Detection for Predicting Protein Interactions,"
Alex Rodionov,
M.A.Sc. Thesis, University of Toronto, 2011.
PDF
-
"An Energy Efficient FPGA Hardware Architecture for the Acceleration of OpenCV Object Detection,"
Braiden Brousseau,
M.A.Sc. Thesis, University of Toronto, 2012.
PDF
-
"On Pin-to-Wire Routing in FPGAs"
Niyati Shah,
M.A.Sc. Thesis, University of Toronto, 2012.
PDF
-
"Direct Synthesis of Netlists Into Pre-Routed FPGAs"
Daniel DiMatteo
M.A.Sc. Thesis, University of Toronto, 2013.
PDF
Return
to Jonathan Rose's Page .
Computer
Group.