

**Constants:**  $k = 1.38 \times 10^{-23} \text{ JK}^{-1}$ ;  $q = 1.602 \times 10^{-19} \text{ C}$ ;  $V_T = kT/q \approx 26 \text{ mV}$  at  $300 \text{ }^\circ\text{K}$ ;

$$\epsilon_0 = 8.854 \times 10^{-12} \text{ F/m}; k_{\text{ox}} = 3.9; \text{ caps: } C_{\text{ox}} = (k_{\text{ox}} \epsilon_0) / t_{\text{ox}}; C_j = C_{j0} / (1 + V_R / \phi_0)^{M_j};$$

**NMOS:**  $\beta_n = \mu_n C_{\text{ox}} (W/L)$ ;  $V_{in} > 0$ ;  $V_{DS} \geq 0$ ; (triode)  $I_D = \beta_n ((V_{GS} - V_{in}) V_{DS} - (V_{DS}^2/2))$ ; (active)  $I_D = 0.5 \beta_n (V_{GS} - V_{in})^2$ ;

$$\text{(triode) } V_{DS} \leq (V_{GS} - V_{in}); \text{(active) } V_{DS} \geq (V_{GS} - V_{in}); V_{in} = V_{in0} + \gamma (\sqrt{V_{SB} + \phi_s} - \sqrt{\phi_s});$$

$$\text{(subthreshold) } I_D = I_{D0} e^{((V_{GS} - V_{in}) / (n V_T))} (1 - e^{-V_{DS} / V_T});$$

**PMOS:**  $\beta_p = \mu_p C_{\text{ox}} (W/L)$ ;  $V_{ip} < 0$ ;  $V_{DS} \leq 0$ ; (triode)  $I_D = \beta_p ((V_{GS} - V_{ip}) V_{DS} - (V_{DS}^2/2))$ ; (active)  $I_D = 0.5 \beta_p (V_{GS} - V_{ip})^2$ ;

$$\text{(triode) } V_{DS} \geq (V_{GS} - V_{ip}); \text{(active) } V_{DS} \leq (V_{GS} - V_{ip});$$

**Simple cap model:**  $C_g = C_{\text{ox}} WL$ ; if  $L_{\text{min}}$ :  $C_{gu} \equiv C_{\text{ox}} L_{\text{min}}$ ;  $C_g = C_{gu} W$ ;  $C_d = C_s = C_{du} W$ ;

**CMOS inverter:**  $V_{TH} = (V_{DD} + V_{tp} + V_{in} r) / (1 + r)$ ;  $r = \sqrt{(\mu_n (W/L)_n) / (\mu_p (W/L)_p)}$ ;

**RC delay est:**  $t_{dr} = t_{df} = 1.2 \tau$ ;  $\tau = R_{\text{eq}} C$ ;  $R_{\text{eqn}} = 2.5 / (\mu_n C_{\text{ox}} (W/L)_n (V_{DD} - V_{in}))$ ;  $R_{\text{eqp}} = 2.5 / (\mu_p C_{\text{ox}} (W/L)_p (V_{DD} + V_{ip}))$ ;

$$(W_p / W_n)_{\text{opt}} = \sqrt{\mu_n / \mu_p} \quad \text{Unit delay est: } t_{df2} / t_{df1} = (C_{L2} / C_{L1}) \times ((W/L)_{n1} / (W/L)_{n2})$$

**Min delay:**  $t_{\text{delay}} = \tau_{\text{inv}} (C_{\text{out}} / C_{\text{in}})$ ;  $\text{total}_{\text{delay}} = N f \tau_{\text{inv}}$ ;  $f^N = C_{\text{out}} / C_{\text{in}}$ ; usually  $f = 4$

**Power diss:**  $P_{\text{dyn}} = P_{1 \rightarrow 0} f C_L V_{DD}^2$ ;  $P_{\text{dp}} = 0.5 P_{1 \rightarrow 0} f V_{DD} I_{\text{peak}} (t_r + t_f)$ ;  $I_{\text{peak}} = 0.5 \beta_n (V_{TH} - V_{in})^2$ ;

**Elmore Delay:**  $\tau_i \equiv \sum C_k R_{ik}$ ; dist RC,  $\tau \equiv RC/2$ ;

**Interconnect:**  $R = (\rho l) / (tw)$ ;  $R_{\square} = \rho / t$ ;  $C = (\epsilon_{\text{ox}} w l) / t$ ;  $C = \epsilon_{\text{ox}} l (w/h + 0.77 + 1.06 (w/h)^{0.25} + 1.06 (t/h)^{0.5})$ ;

**Max delay constraint:**  $T_c \geq t_{\text{pcq}} + t_{\text{pd}} + t_{\text{setup}}$  **Min Delay constraint:**  $t_{\text{hold}} \leq t_{\text{ccq}} + t_{\text{cd}}$  **Metastability:**  $\text{MTBF} = e^{T/\tau_s} / (t_{\text{rd}} F_D F_{\text{CLK}})$

**SRAM:** M3 is cell access transistor, M1 is inverter NMOS, M5 is inverter PMOS,

**SRAM read:**  $W_1 / W_3 \geq (V_{DD} - V_A - V_{in})^2 / (2((V_{DD} - V_{in}) V_A - V_A^2/2))$ ;  $I_{\text{cell}} = ((\mu_n C_{\text{ox}}) / 2) (W_3 / L) (V_{DD} - 2V_{in})^2$

$$\Delta V_{\text{BL}} = (I_{\text{cell}} \Delta t) / C_{\text{BL}}$$

**SRAM write:**  $W_3 / W_5 \geq (\mu_p (V_{DD} + V_{ip})^2) / (2 \mu_n ((V_{DD} - V_{in}) V_A - V_A^2/2))$