




MOS TRANSISTORSNMOS

G - GATE  
 D - DRAIN  
 S - SOURCE  
 B - BULK

W - WIDTH  
 L - LENGTH



THRESHOLD VOLTAGE  $V_{th}$  (NOTE  $V_{th} \neq V_T = \frac{kT}{q}$ )

$V_{th} \approx 0.2V \rightarrow 0.5V$  DEPENDING ON PROCESS

IF  $V_{GS} < V_{th}$  NO CURRENT FLOWS  
 $I_D = 0$

CHANNEL REMAINS P-TYPE

DEFINE  $\beta_N \equiv \mu_N C_{ox} \left( \frac{W}{L} \right)$

$\mu_N \Rightarrow$  MOBILITY OF ELECTRONS IN CHANNEL OF NMOS


$C_{ox} \Rightarrow$  GATE OXIDE CAPACITANCE PER UNIT AREA

$W \Rightarrow$  TRANSISTOR WIDTH

$L \Rightarrow$  TRANSISTOR LENGTH

### SIMPLIFIED MOS MODELLING

NMOS



- SOURCE IS DRAIN/SOURCE JUNCTION WHICH IS AT A LOWER VOLTAGE
- CAN CHANGE DURING OPERATION

$$V_{EN} > 0$$

$$I_D \geq 0$$

$$V_{DS} \geq 0$$

### 3 REGIONS OF OPERATION

2-③

CUTOFF  $V_{GS} \leq V_{TN}$

$$I_D = 0$$

TRIODE  $V_{GS} \geq V_{TN}, V_{DS} \leq V_{GS} - V_{TN}$


$$I_D = \beta_N \left[ (V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

ACTIVE  
(SATURATION)

$V_{GS} \geq V_{TN}, V_{DS} \geq V_{GS} - V_{TN}$

$$I_D = \frac{\beta_N}{2} (V_{GS} - V_{TN})^2$$

### PMOS



SOURCE IS DRAIN/SOURCE  
JUNCTION AT HIGHER  
VOLTAGE

$$\beta_p \equiv \mu_p C_{ox} \frac{W}{L}$$

$\mu_p \Rightarrow$  MOBILITY OF HOLES IN PMOS  
CHANNEL

$C_{ox} \Rightarrow$  SAME AS NMOS

PMOSTHRESHOLD VOLTAGE,  $V_{tp}$ 

$$V_{tp} < 0$$

$$I_D \geq 0 \quad V_{DS} \leq 0$$

CUTOFF  $V_{GS} \geq V_{tp}$ 

$$I_D = 0$$

TRIODE  $V_{GS} \leq V_{tp}$ ,  $V_{DS} \geq V_{GS} - V_{tp}$ 


$$I_D = \beta_P \left[ (V_{GS} - V_{tp}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

ACTIVE  $V_{GS} \leq V_{tp}$ ,  $V_{DS} \leq V_{GS} - V_{tp}$ 

$$I_D = \frac{\beta_P}{2} (V_{GS} - V_{tp})^2$$

Cox

2-5



$$C_{ox} = \frac{k_{ox} \epsilon_0}{t_{ox}} \quad \text{UNITS OF F/m}^2$$

[OR  $\frac{pF}{(\mu m)^2}$ ]

$k_{ox}$   $\Rightarrow$  RELATIVE PERMITTIVITY OF  $SiO_2$   
RELATIVE TO FREE SPACE

$$k_{ox} \cong 3.9$$

$\epsilon_0$   $\Rightarrow$  PERMITTIVITY OF FREE SPACE

$$\epsilon_0 = 8.854 \times 10^{-12} \text{ F/m}^2$$

$t_{ox}$   $\Rightarrow$  OXIDE THICKNESS

$$t_{ox} \text{ FROM } 1.5 \times 10^{-9} \text{ m TO } 1 \times 10^{-8} \text{ m}$$

$$(15 \text{ \AA TO } 100 \text{ \AA})$$

$t_{ox}$  SAME FOR PMOS & NMOS ON  
SAME CHIP SO  $C_{ox}$  SAME AS  
WELL.

2-6

$$\text{IF } t_{ox} = 30 \text{ \AA}$$

$$C_{ox} = \frac{3.9 \times 8.854 \times 10^{-12}}{30 \times 10^{-10}}$$

$$= 1.15 \times 10^{-2} \text{ F/m}^2$$

$$= 1.15 \times 10^{-14} \text{ F/(\mu m)}^2$$

$$= 11.5 \text{ fF/(\mu m)}^2$$

$\mu_N + \mu_P$

$$\mu_N \approx 0.06 \text{ m}^2/\text{V}\cdot\text{s}$$

$$\mu_P \approx 0.015 \text{ m}^2/\text{V}\cdot\text{s}$$

$$\mu_N \approx 4 \mu_P \quad \text{TYPICALLY}$$


$$\text{SO IF } |V_{tp}| = |V_{tn}| + \left(\frac{W}{L}\right)_P = \left(\frac{W}{L}\right)_N$$

$$I_{ON} \approx 4 I_{Op} \quad \text{FOR SAME } V_{GS}, V_{OS}$$

SO NMOS FASTER THAN PMOS

TO CHARGE/DISCHARGE CAPACITORS

2.3 MOS CAPACITORS (NMOS OR PMOS)




$C_{gs}$  GATE TO SOURCE CAP (CHANNEL connects TO SOURCE)

$C_{gdov} + C_{gsou}$  GATE OVERLAP CAPACITANCE

$C_{db} \downarrow C_{sb}$  REVERSE BIASED DIODES

$C_{gb}$  GATE TO BULK CAP

SIMPLE MODEL

$$C_g = C_{ox} W L$$

DEFINE

$$C_{gm} \equiv C_{ox} L_{\min}$$

THEN FOR TRANSISTORS USING  $L_{\min}$


$$C_g = C_{gm} W$$

TYPICALLY  $C_{gm} \approx 2 \text{ fF}/\mu\text{m}$


FOR MOST TECHNOLOGIES SINCE  $t_{ox}$  SCALES  
 AS  $L_{\min}$  SCALES  $\therefore C_{ox} = \frac{k_{ox} \epsilon_0}{t_{ox}}$



DRAIN/SOURCE CAPS,  $C_d + C_s$




CONSIDER ONLY DRAIN,  $C_d$



$\frac{C_{dA}}{CAP}$  DUE TO AREA OF DRAIN

$\frac{C_{dP}}{CAP}$  DUE TO PERIMETER OF DRAIN



2-86

$C_{jbs}$  CAP PER UNIT AREA OF PN JUNCTION  
[F/m<sup>2</sup>]

$$C_d = C_{dA} + C_{dp}$$

WHERE  $C_{dA} = C_{jbs} W L_D$

$$\begin{aligned} C_{dp} &= C_{jbs} (W + L_D + W + L_D) h_0 \\ &= C_{jbs} (2W + 2L_D) h_0 \end{aligned}$$

DEFINE

$$C_{jbsw} \equiv C_{jbs} h_0 \quad [F/m]$$

$$\therefore C_{dp} = C_{jbsw} (2(W + L_D))$$

$W L_D$  AREA OF DRAIN

$2(W + L_D)$  PERIMETER OF DRAIN

$$C_d = C_{jbs} W L_D + C_{jbsw} (2)(W + L_D) \quad (1)$$

IF  $L_D$  IS MINIMUM  $L_{min}$

DEFINE  $C_{dm} \equiv C_{jbs} L_{min} + 2 C_{jbsw}$

2-9

∴ ① BECOMES

$$C_d = C_{du} W + 2L_{D_{min}} C_{jbsw}$$

BUT  $C_{du} W \gg 2L_{D_{min}} C_{jbsw}$ 

SO

$$C_d \approx C_{du} W$$

SIMILAR FOR

$$C_s \approx C_{su} W$$


TYPICALLY

$$C_{du} = C_{su} \approx 1-2 \text{ fF}/\mu\text{m}$$

EXAMPLE

$L_{min} = 0.25 \mu m$

$C_{gu} = 2 \text{ fF}/\mu m$   
 $C_{du} = 1 \text{ fF}/\mu m$



FIND  $C_{IN}$  &  $C_{OUT}$ .

$$C_{IN} = C_{gu} W_1 + C_{gu} W_2 = C_{gu} (W_1 + W_2)$$

$$= 2 \text{ (fF}/\mu m) [1.5 \mu m] = \underline{\underline{3 \text{ fF}}}$$

$$C_{OUT} = C_{du} W_1 + C_{du} W_2 = \underline{\underline{1.5 \text{ fF}}}$$



DETAILED CAPACITOR VALUES

$C_{gs}$  &  $C_{gb}$  DEPEND ON ACTIVE,  
CUTOFF OR TRIODE REGION

	CUTOFF	TRIODE	ACTIVE
$C_{gb}$	$C_0$	0	0
$C_{gs}$	0	$C_0/2$	$2/3 C_0$
$C_{gd}$	0	$C_0/2$	0

$$C_0 = C_{ox} W L = C_{gs} W$$


$2/3 C_0$  DUE TO CHANNEL SHARE WHEN ACTIVE

$$C_{gsOV} + C_{gdOV}$$


$$C_{gsOV} = C_{gsOL} W$$

$$C_{gdOV} = C_{gdOL} W$$

$$C_{gsOL} = C_{gdOL} \quad \text{TYPICALLY}$$

$C_{SB} \& C_{dB}$ 

MODEL  
AS  
 $\Rightarrow$



REVERSE  
BIASED

AREA  
OF  
DIODE

$$C_J = \frac{C_{J0}}{\left(1 + \frac{V_R}{\phi_0}\right)^{M_J}}$$

WHERE  $C_{J0}$  IS CAPACITANCE/AREA AT  $V_R = 0$

$V_R$  IS REVERSE BIAS VOLTAGE

$\phi_0$  IS BUILT IN POTENTIAL  
( $\phi_0 \approx 0.9V$ )

$M_J$  IS JUNCTION GRADING COEFF  
0.3  $\rightarrow$  0.5

$$C_{DB} = W L_D C_{jBS} + (W + 2L_D) C_{jBSW} + W C_{jBSwg}$$

$$C_{SB} = W L_S C_{jBS} + (W + 2L_S) C_{jBSW} + W C_{jBSwg}$$

$C_{jBS} \Rightarrow C_{j1}$  FOR BOTTOM OF DRAIN/SOURCE

$C_{jBSW} = C_{j2} \times h_D$  FOR SIDEWALL OF " "  
NOT UNDER GATE

$C_{jBSwg} = C_{j3} \times h_D$  SIDEWALL UNDER GATE

$C_{j1}, C_{j2}, C_{j3}$  NOT NECESSARILY SAME

DUE TO DIFFERENT GRADING AND/OR  
DOPING LEVELS