


2.4 NON - IDEAL I-V EFFECTS

2-(15)

- 1) - VELOCITY SATURATION
- 2) - CHANNEL LENGTH MODULATION
- 3) - BODY EFFECT
- 4) - SUBTHRESHOLD CONDUCTION
- 5) - JUNCTION LEAKAGE
- 6) - TUNNELING
- 7) - TEMPERATURE DEPENDENCE
- 8) - GEOMETRY DEPENDENCE

1) VELOCITY SATURATION



$$\text{IDEAL } I_D = \frac{\mu C_{ox} \left(\frac{W}{L}\right)}{2} (V_{GS} - V_T)^2 \quad (\text{ACTIVE REGION})$$

$$I_D \propto (V_{GS} - V_T)^2$$

VELOCITY

SATURATED

$$I_D \propto (V_{GS} - V_T)$$


NOT SQUARE

LAW RELATED


(AS V_{DS} INCREASES)

2) CHANNEL-LENGTH MODULATION IN ACTIVE REGION

$$I_{D5} = \frac{\mu_n C_{ox}}{2} (V_{GS} - V_t)^2 (1 + \lambda V_{DS})$$



TYPICALLY NOT IMPORTANT FOR DIGITAL DESIGN

3) BODY EFFECT V_{th} IS A FUNCTION OF V_{SB} 

$$V_{th} = V_{th0} + \gamma \left(\sqrt{V_{SB} + \phi_s} - \sqrt{\phi_s} \right)$$

 V_{th0} THRESHOLD VOLTAGE WITH $V_{SB} = 0$ V_{SB} SOURCE TO SUBSTRATE VOLTAGE γ BODY EFFECT COEFFICIENT $\gamma \approx 0.4 \text{ V}^{1/2}$
GIVEN FOR A DEVICE ϕ_s SURFACE POTENTIAL $\phi_s \approx 0.9 \text{ V}$
GIVEN FOR A DEVICE

EXAMPLE

GIVEN

$$V_{tN0} = 0.4 \text{ V}$$

$$\gamma = 0.3 \sqrt{\text{V}}$$

$$\phi_s = 0.9 \text{ V}$$

FIND

 V_{tN}

WHEN

$$V_{SB} = 1.5 \text{ V}$$


$$V_{tN} = 0.4 + 0.3 \left(\sqrt{1.5 + 0.9} - \sqrt{0.9} \right)$$

$$= 0.4 + 0.18$$


$$= 0.58 \text{ V}$$

V_{tN} INCREASES AS V_{SB} INCREASES

PASS TRANSISTOR LOGIC EXAMPLE



CASE I



CASE II

2-(19A)

GIVEN $V_{DD} = 2V$

$$\phi_s = 0.9V$$

$$\gamma = 0.3 \sqrt{V}$$

$$V_{tN0} = 0.4V$$

FIND V_Y MAX FOR CASE I & II

CASE I

$$C = V_{DD} = 2V$$

$$A = V_{DD} = 2V$$

$$V_{SB} = 0$$

$$V_{tN} = V_{tN0} = 0.4V$$

$$V_Y (\text{MAX}) = V_{DD} - V_{tN} = \underline{\underline{1.6V}}$$

CASE II

$$C = V_{DD} = 2V$$

$$A = V_{DD} = 2V$$

$$V_{SB} = V_Y - 0 = V_Y$$

$$V_{tN} = V_{tN0} + \gamma (\sqrt{V_{SB} + \phi_s} - \sqrt{\phi_s})$$

$$V_{tN} = 0.4 + 0.3 (\sqrt{V_Y + 0.9} - \sqrt{0.9})$$

$$V_Y = V_{DD} - V_{tN}$$

$$V_Y = 2 - [0.4 + 0.3 (\sqrt{V_Y + 0.9} - \sqrt{0.9})] \quad \textcircled{1}$$

NON-LINEAR EQUATION

SOLVE BY ITERATION

2-(19B)

ESTIMATE $V_{y1} = 1.6 \text{ V}$

FROM RHS OF ①

$$V_{y2} = 2 - [0.4 + 0.3(\sqrt{V_{y1} + 0.9} - \sqrt{0.9})]$$

$$V_{y2} = 1.41$$

ESTIMATE $V_{y2} = 1.41 \text{ V}$ & USE RHS OF ① AGAIN

$$\Rightarrow V_{y3} = 1.43$$

$$\Rightarrow V_{y4} = 1.43 \quad \underline{\underline{\text{DONE}}}$$


$$V_y (\text{MAX}) = \underline{\underline{1.43 \text{ V}}}$$

LOWER BY 0.17 V THAN CASE I


4) SUB THRESHOLD CONDUCTION

IDEALLY $I_D = 0$ FOR $V_{GS} < V_T$

(NMOS)



LINEAR
PLOT



LOG
PLOT

SUBTHRESHOLD

$$I_D = I_{D0} e^{\frac{V_{GS} - V_T}{nV_T}} \left[1 - e^{-\frac{V_{DS}}{V_T}} \right]$$

$$I_D = I_{D0} \quad \text{WHEN} \quad V_{GS} = V_T$$

$$V_T = \frac{kT}{q} \approx 25 \text{ mV} \quad \text{AS ROOM TEMP}$$

$n \Rightarrow$ PROCESS DEPENDENT

THE TERM

$$\left(1 - e^{-\frac{V_{OS}}{V_T}}\right)$$

ENSURES $I_D \rightarrow 0$ AS $V_{OS} \rightarrow 0$

BUT IT IS APPROX 1

WHEN $V_{OS} \gg V_T$ $V_T \approx 25 \text{ mV}$
AT ROOM
TEMP

EXAMPLEGIVEN $n = 1.5$ & 1 V CMOS PROCESSFIND V_t (THRESHOLD) SO THAT


$$I_D @ V_{GS} = 0 = \frac{I_D @ V_{GS} = V_t}{1000} \quad \text{WORST CASE}$$

$$I_D @ V_{GS} = 0 = I_{D0} e^{\frac{V_{GS} - V_t}{nV_T}} \left(1 - e^{\frac{-1}{25 \text{ mV}}} \right) \approx 1 = \frac{I_{D0}}{1000}$$

$$\frac{1}{1000} = e^{\frac{-V_t}{(1.5)(25 \text{ mV})}}$$

$$V_t = -(1.5)(25 \text{ mV})(\ln 10^{-3}) = \underline{\underline{260 \text{ mV}}}$$

$$\frac{260}{3} \approx 90 \text{ mV/DECADE OF CURRENT}$$



5) JUNCTION LEAKAGE

REVERSE BIASED DIODES LEAK SOME CURRENT

SMALL $I_S \approx 0.1 \rightarrow 0.01 \text{ fA}/(\mu\text{m})^2$

INCREASES EXPONENTIALLY WITH INCREASING TEMPERATURE

6) TUNNELING

GATE OXIDES SO THIN, ELECTRONS CAN "JUMP" THROUGH THIN OXIDE.


USED IN EPROM, EEPROM & FLASH MEMORY.

LIMITS GATE OXIDE THICKNESSES IN MODERN TECHNOLOGIES

7) TEMPERATURE

- INCREASING TEMP DECREASES MOBILITY OF ELECTRONS & HOLES.
 - INCREASING TEMP INCREASES TUNNELING & JUNCTION LEAKAGE
 - INCREASING TEMP DECREASES V_t & THEREFORE INCREASES SUBTHRESHOLD CURRENT.
 - INCREASED TEMP REDUCES LIFETIME OF DEVICES.
 - INCREASE TEMP \Rightarrow WORSE DIGITAL PERFORMANCE
- LIMIT OF $\approx 125^\circ\text{C}$ JUNCTION TEMP
NEED HEAT SINKS OR FANS.

8) GEOMETRY DEPENDENCE



L_{EFF} IS ACTUAL TRANSISTOR LENGTH

$$L_{EFF} = L_{DRAWN} - 2L_x$$


L_{DRAWN} IS WHAT IS SHOWN ON SCHEMATICS AND LAYOUT

L_{EFF} IS WHAT IS ACTUALLY IN TRANSISTORS

SIMILAR FOR W_{EFF}

$$W_{EFF} = W_{DRAWN} - 2W_x$$

FOR EXAMPLE, SAY $W_x = 0.1 \mu\text{m}$
 $2L_x = 0.05 \mu\text{m}$

AND WANT $I_2 = 2I_1$ FIRST TRY

$$V_{GS1} = V_{GS2} \quad W_{EFF1} = W_{DRAWN1} - 2W_x$$

$$= 0.8 \mu\text{m}$$

$$L_{EFF1} = L_{DRAWN1} - 2L_x$$

$$= 0.2 \mu\text{m}$$

$$\frac{W_{EFF1}}{L_{EFF1}} = \frac{0.8}{0.2} = \underline{\underline{4}}$$

2-24B


$$W_{EFF2} = W_{DRAWN2} - 2W_L = 1.8 \mu m$$

$$L_{EFF2} = L_{DRAWN2} - 2L_x = 0.2 \mu m$$

$$\frac{W_{EFF2}}{L_{EFF2}} = \frac{1.8}{0.2} = 9$$

$$\frac{W_{EFF2}}{L_{EFF2}} \neq 2 \left(\frac{W_{EFF1}}{L_{EFF1}} \right) \text{ so } I_2 \neq 2I_1$$

BETTER APPROACH



$$I_{2A} = I_{2B} = I_1 \text{ SINCE ALL SAME}$$

$W_{EFF} \downarrow L_{EFF}$

$$I_2 = I_{2A} + I_{2B}$$

$$\text{SO } I_2 = 2I_1 \quad \checkmark$$

2-(240)

THERE STILL EXISTS RANDOM
VARIATIONS TO MAKE

$$I_2 \neq 2I_1$$

BUT SECOND APPROACH IS MUCH BETTER

IN ADDITION, SOME DESIGNS ARE
OPTICALLY "SHRUNK" WHERE

ALL LENGTHS AND/OR WIDTHS ARE
SHRUNK BY FIXED AMOUNTS

THIS IS ANOTHER REASON TO
USE SECOND APPROACH.