


LATCH / REGISTER CIRCUITS


S-11

LATCHES

RECALL




OR




$\phi = 1 \quad Q = D$
 $\phi = 0 \quad Q \text{ HELD}$

$\phi = 1 \quad \overline{Q} = \overline{D}$
 $\phi = 0 \quad \overline{Q} \text{ HELD}$


DYNAMIC LATCHES




OR



NON-INVERTING



OR




INVERTING


CMOS LATCH
 (CLOCKED CMOS)



SYMBOL




STATIC LATCHES




T-GATE LATCH

OR




²CMOS STATIC LATCH

REGISTERS




CLK \uparrow $Q = D$
 CLK = 0 Q HELD
 CLK = 1 Q HELD
 CLK $\Rightarrow \downarrow$ Q HELD




NON-INVERTING LATCHES

OR



INVERTING LATCHES


EX REGISTER USING C²MOS STATIC LATCHES



IF CONCERNS ABOUT RACE CONDITIONS

CAN USE NON-OVERLAPPING CLOCKS



ϕ_1, ϕ_2 (AND $\bar{\phi}_1, \bar{\phi}_2$)




REGISTER

WITH NON-OVERLAPPING CLOCKS

S-15



NON-OVERLAPPING CLOCK GENERATOR



RESETTABLE REGISTERS

- NORMALLY USE CLOCKED "RESETS"
OR "SETS" SO NO ASYNCHRONOUS
PROBLEMS TO DEAL WITH

