

University of Toronto

Final Exam

Date - Apr 18, 2011

Duration: 2.5 hrs

ECE334 — Digital Electronics

Lecturer - D. Johns

ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY

1. Equation sheet is on last page of test.
2. Calculator type unrestricted
3. Grading indicated by []. Attempt all questions since a blank answer will certainly get 0.

Last Name: SOLUTIONS

First Name: _____

Student #: _____

Question	Mark
1	
2	
3	
4	
5	
6	
Total	

(max grade = 36)

[6] Question 1: Each correct answer is worth 0.5 marks.

For the questions below, circle one of True [T] or False [F].

T F In the 1970's and 1980's, CMOS digital circuits became more popular than bipolar digital circuits due to their higher speed.

T F Two ways to add dopants to a silicon substrate are ion implantation and injection.

T F For the detailed MOS gate capacitance model, the gate-bulk capacitance is 0 when the transistor is in triode.

T F Channel length modulation of digital circuits is important as it reduces the speed of digital circuits.

T F Elmore delay is not necessarily accurate in absolute prediction of an RC tree delay but if one minimizes the Elmore delay, generally, the RC tree delay is also minimized.

T F Since dynamic gates precharge high then fall low during evaluation, a dynamic bus will never see twice the crosstalk capacitance due opposite switching during evaluation.

T F It is not possible to make a symmetric CMOS 3-input nand gate.

T F Most flash memory is built as NOR memory architecture.


T F Hot carrier injection is a self-limiting mechanism when putting electrons on a floating gate.

T F A DRAM memory cell should be refreshed after every read of that cell.

T F The pmos transistors in a SRAM memory cell generally do not affect read or write speed.

T F Bitline twists are used in SRAM memory to reduce capacitance coupling and therefore increase memory speed.

[6] **Question 2:** Transistor equivalency says that 2 transistors in series having the same width is equivalent to a single transistor with that width and the lengths added together as shown below. For the case below (voltage, width and lengths shown), show that this is indeed true (**not using transistor equivalency**) by finding I_{D1} and I_{D3} and also find V_1 . (Ignore body effect and finite output impedance).



FOR M_3 $I_{D3} = \left(\frac{\mu_n C_{ox}}{2} \right) \left(\frac{W}{L_3} \right) (V_{GS3} - V_{thn})^2$
 $= \frac{(120e-6)}{2} \left(\frac{1}{0.75} \right) (3 - 0.4)^2 = \underline{\underline{541 \mu A}}$

FOR $M_1 + M_2$ M_1 TRIODE M_2 ACTIVE

$I_{D2} = \left(\frac{\mu_n C_{ox}}{2} \right) \left(\frac{W}{L_2} \right) (V_{GS2} - V_{thn})^2 = (60e-6) \left(\frac{1}{0.5} \right) (2.6 - V_1)^2$ (1)


$I_{D1} = \left(\mu_n C_{ox} \right) \left(\frac{W}{L_1} \right) \left((V_{GS1} - V_{thn}) V_{DS1} - \frac{V_{DS1}^2}{2} \right)$
 $= (120e-6) \left(\frac{1}{0.25} \right) \left((2.6) V_1 - \frac{V_1^2}{2} \right)$ (2)

(1) = (2)

$2.6^2 - 5.2 V_1 + V_1^2 = (4) \left(2.6 V_1 - \frac{V_1^2}{2} \right)$ ✓
 $3V_1^2 - 15.6 V_1 + 6.76 = 0 \Rightarrow V_1 = \underline{\underline{0.477}}$ OR 4.72 ✗

$I_{D1} = I_{D2} = (60e-6) \left(\frac{1}{0.5} \right) (2.6 - 0.477)^2 = \underline{\underline{541 \mu A}}$

[6] Question 3: Consider the “d” register shown below.



Assuming that each T-gate turns on/off according to its controlling signal edge, and defining the following delays:

T_{I_i} is the delay through the i 'th inverter

T_{G_i} is the delay through the i 'th T-gate from its control input to its output

T_{T_i} is the delay through the i 'th T-gate from its “data” input to its output

a) Find T_{setup} in terms of T_{I_i} , T_{G_i} and T_{T_i} (be specific in terms of i).

$$T_{\text{SETUP}} = T_{I_5} + T_{T_1} + T_{I_1} + T_{I_2} - T_{I_7}$$


b) Find T_{pcq} in terms of T_{I_i} , T_{G_i} and T_{T_i} (be specific in terms of i).

$$T_{\text{PCQ}} = T_{I_7} + T_{I_8} + T_{G_3} + T_{I_3}$$

[6] Question 4:

a) Explain why when a single logic signal is crossing from clock domain 1 to clock domain 2, the last logic element in clock domain 1 should be a register. Give an example where an error occurs if the last element is NOT a register. (Show a timing diagram in your example).

COULD "CATCH" A LOGIC GLITCH



Y_1 GLITCH CAUGHT
CATCHES GLITCH

b) A 3-register synchronizer (1 register in clock domain 1 and 3 registers in clock domain 2) uses registers with $\tau_s = 500\text{ps}$ and $t_{rd} = 200\text{ps}$. Assuming the input toggles at 10MHz, what is the minimum clock period for which the mean time between failures is 1000 years? (Your clock period answer only needs to be accurate to 20%).

$$MTBF = \frac{e^{T/\tau_s}}{t_{rd} F_0 F_{CLK}}$$

HERE $T = 2 T_{CLK}$
 $F_0 = 10^7$

$$MTBF = 1000 \times 365 \times 24 \times 60 \times 60 = 3.15 \times 10^7$$

$$3.15 \times 10^7 = \frac{(T_{CLK}) \left(e^{\frac{2 T_{CLK}}{500 \times 10^{-12}}} \right)}{(200 \times 10^{-12}) (10^7)}$$


$$6.31 \times 10^7 = T_{CLK} e^{\left(\frac{T_{CLK}}{250 \times 10^{-12}} \right)}$$

$$T_{CLK} = (250 \times 10^{-12}) \ln \left(\frac{6.31 \times 10^7}{T_{CLK}} \right)$$

$$T_{CLK_1} = 1 \times 10^{-9} \Rightarrow T_{CLK_2} = 9.67 \times 10^{-9} \Rightarrow T_{CLK_3} = 9.1 \times 10^{-9}$$

$$T_{CLK_4} = \underline{\underline{9.12 \times 10^{-9}}} \quad \underline{\underline{9.12 \text{ ns}}}$$

[6] **Question 5:** A single CMOS inverter is sized with minimum transistor lengths of $0.25\mu\text{m}$, NMOS width of $1\mu\text{m}$ and PMOS width of $2\mu\text{m}$. This inverter is driving a fixed capacitive load of 50fF . However, the output wire of the inverter also has 50fF capacitive coupling to another signalling wire which may or may not switch when the inverter switches. Estimate the fastest delay (either t_{dr} or t_{df}) and slowest delay (either t_{dr} or t_{df}) through the inverter taking into account the adjacent signalling wire. Use parameters on last page.



FASTEST WHEN $V_{\text{SIGNAL}} = V_{\text{OUT}}$ SO $C_{\text{LOAD}} = 50\text{fF}$

$$\begin{aligned}
 t_{df} &= 1.2 R_{EQN} C_{\text{LOAD}} \\
 &= 1.2 \frac{2.5}{\mu_n C_{ox} \left(\frac{W}{L}\right) (V_{DD} - V_{thn})} C_{\text{LOAD}} \\
 &= 1.2 \left(\frac{2.5}{(120 \times 10^{-6})(4)(2.5 - 0.4)} \right) 50\text{fF} = \underline{\underline{149\text{PS}}}
 \end{aligned}$$

SLOWEST WHEN $V_{\text{SIGNAL}} = \overline{V_{\text{OUT}}}$ SO $C_{\text{LOAD}} = 50\text{fF} + 100\text{fF} = 150\text{fF}$

$$\begin{aligned}
 t_{dr} &= 1.2 R_{EQP} C_{\text{LOAD}} \\
 &= 1.2 \frac{2.5}{(30 \times 10^{-6})(8)(2.5 - 0.4)} 150\text{fF} \\
 &= \underline{\underline{893\text{PS}}}
 \end{aligned}$$

[6] Question 6:

a) An embedded SRAM contains 8192 8-bit words. If it is physically arranged in a square fashion, how many bits will be used in the row decode and how many bits will be used in the column decode? (assume the cell aspect ratio is square).

$$8192 \times 8 = 65536 \text{ BITS} \Rightarrow 256 \times 256 \text{ BITS}$$

$$\text{So } 256 \text{ Rows} = \underline{\underline{8 \text{ BITS FOR ROW DECODE}}}$$

$$\underline{\underline{32 \text{ BYTES COLUMN}}} = \underline{\underline{5 \text{ BITS FOR COLUMN DECODE}}}$$

($32 \times 8 = 256$)

b) A dynamic memory cell has a worst case leakage current of 2nA (independent of voltage) and is refreshed every 100 μ s. If the power supply is 3V and the cell voltage should not leak lower than 1.8V, find the required cell capacitance value.

$$I = C \frac{\Delta V}{\Delta t} \quad 2 \text{ nA} = C \frac{(3 - 1.8)}{(100 \times 10^{-6})} \Rightarrow C = \underline{\underline{167 \text{ fF}}}$$

c) In a DRAM memory, the sense amps are connected directly to the bit lines. In a SRAM memory, the sense amps are connected to the bit lines through 2 isolation PMOS transistors. Explain why the isolation transistors are needed in an SRAM. Also, explain why the isolation transistors should NOT be used in a DRAM.

SRAM ^{ISOLATION} NEEDED SO SENSE AMP REGENERATION IS NOT SLOWED DOWN BY DRIVING BIT LINE CAPACITANCES

DRAM ISOLATION NOT USED SO EVERY READ ALSO REFRESHES DRAM CELL.

(blank sheet for scratch calculations)

ECE334

Digital Electronics

Equation Sheet

Constants: $k = 1.38 \times 10^{-23} \text{ JK}^{-1}$; $q = 1.602 \times 10^{-19} \text{ C}$; $V_T = kT/q \approx 26 \text{ mV}$ at $300 \text{ }^\circ\text{K}$;
 $\epsilon_0 = 8.854 \times 10^{-12} \text{ F/m}$; $k_{ox} = 3.9$; **caps:** $C_{ox} = (k_{ox}\epsilon_0)/t_{ox}$; $C_j = C_{j0}/(1 + V_R/\phi_0)^{M_j}$;
NMOS: $\beta_n = \mu_n C_{ox}(W/L)$; $V_{in} > 0$; $V_{DS} \geq 0$; (triode) $I_D = \beta_n((V_{GS} - V_{in})V_{DS} - (V_{DS}^2/2))$; (active) $I_D = 0.5\beta_n(V_{GS} - V_{in})^2$;
(triode) $V_{DS} \leq (V_{GS} - V_{in})$; (active) $V_{DS} \geq (V_{GS} - V_{in})$; $V_{in} = V_{in0} + \gamma(\sqrt{V_{SB} + \phi_s} - \sqrt{\phi_s})$;
(subthreshold) $I_D = I_{D0} e^{((V_{GS} - V_{in})/(nV_T))} (1 - e^{-V_{DS}/V_T})$;
PMOS: $\beta_p = \mu_p C_{ox}(W/L)$; $V_{ip} < 0$; $V_{DS} \leq 0$; (triode) $I_D = \beta_p((V_{GS} - V_{ip})V_{DS} - (V_{DS}^2/2))$; (active) $I_D = 0.5\beta_p(V_{GS} - V_{ip})^2$;
(triode) $V_{DS} \geq (V_{GS} - V_{ip})$; (active) $V_{DS} \leq (V_{GS} - V_{ip})$;
Simple cap model: $C_g = C_{ox}WL$; if L_{min} ; $C_{gu} = C_{ox}L_{min}$; $C_g = C_{gu}W$; $C_d = C_s = C_{du}W$;
CMOS inverter: $V_{TH} = (V_{DD} + V_{ip} + V_{in}r)/(1 + r)$; $r = \sqrt{(\mu_n(W/L)_n)/(\mu_p(W/L)_p)}$;
RC delay est: $t_{dr} = t_{df} = 1.2\tau$; $\tau = R_{eq}C$; $R_{eqn} = 2.5/(\mu_n C_{ox}(W/L)_n(V_{DD} - V_{in}))$; $R_{eqp} = 2.5/(\mu_p C_{ox}(W/L)_p(V_{DD} + V_{ip}))$;
 $(W_p/W_n)_{opt} = \sqrt{\mu_n/\mu_p}$ **Unit delay est:** $t_{df2}/t_{df1} = (C_{L2}/C_{L1}) \times ((W/L)_{n1}/(W/L)_{n2})$
Min delay: $t_{delay} = \tau_{inv}(C_{out}/C_{in})$; $\text{total}_{delay} = Nf\tau_{inv}$; $f^N = C_{out}/C_{in}$; usually $f = 4$
Power diss: $P_{dyn} = P_1 \rightarrow \rho C_L V_{DD}^2$; $P_{dp} = 0.5P_1 \rightarrow \rho V_{DD} I_{peak}(t_r + t_f)$; $I_{peak} = 0.5\beta_n(V_{TH} - V_{in})^2$;
Elmore Delay: $\tau_i \approx \sum C_k R_{ik}$; dist RC , $\tau \approx RC/2$;
Interconnect: $R = (\rho l)/(tw)$; $R_{sq} = \rho/t$; $C = (\epsilon_{ox}wl)/t$; $C = \epsilon_{ox}l(w/h + 0.77 + 1.06(w/h)^{0.25} + 1.06(t/h)^{0.5})$;
Max delay constraint: $T_c \geq t_{pcq} + t_{pd} + t_{setup}$ **Min Delay constraint:** $t_{hold} \leq t_{ccq} + t_{cd}$ **Metastability:** $\text{MTBF} = e^{T/\tau_s}/(t_{td}F_D F_{CLK})$
SRAM: M3 is cell access transistor, M1 is inverter NMOS, M5 is inverter PMOS,
SRAM read: $W_1/W_3 \geq (V_{DD} - V_A - V_{in})^2 / (2((V_{DD} - V_{in})V_A - V_A^2/2))$; $I_{cell} = ((\mu_n C_{ox}/2)(W_3/L)(V_{DD} - 2V_{in})^2$
 $\Delta V_{BL} = (I_{cell} \Delta t)/C_{BL}$
SRAM write: $W_3/W_5 \geq (\mu_p(V_{DD} + V_{ip})^2) / (2\mu_n((V_{DD} - V_{in})V_A - V_A^2/2))$

MOS Transistor: CMOS basic parameters. Channel length = $0.25 \mu\text{m}$, $m_j = 0.5$, $\phi_0 = 0.9\text{V}$

	V_{T0} (V)	γ ($V^{0.5}$)	μC_{ox} ($\mu\text{A}/V^2$)	λ (V^{-1})	C_{ox} ($\text{fF}/\mu\text{m}^2$)	C_o ($\text{fF}/\mu\text{m}$)	C_j ($\text{fF}/\mu\text{m}^2$)	C_{jsw} ($\text{fF}/\mu\text{m}$)
NMOS	0.4	0.4	120	0.06	6	0.3	2	0.3
PMOS	-0.4	0.4	30	0.1	6	0.3	2	0.3

V_{T0} is the threshold voltage with zero bulk-source voltage; γ is used to account for non-zero bulk-source voltage; μC_{ox} is the transistor current gain parameter; λ is to account for the transistor finite output impedance (channel length modulation); C_{ox} is the gate capacitance per unit area; C_o is the gate overlap capacitance per unit length; C_j is the drain/source junction capacitance per unit area; C_{jsw} is the drain/source junction capacitance per unit length to account for drain/source perimeter capacitance. Assume this value is the same for all perimeters