

- 2.5 The minimum size diffusion contact is $4 \times 5 \lambda$, or $1.2 \times 1.5 \mu\text{m}$. The area is $1.8 \mu\text{m}^2$ and perimeter is $5.4 \mu\text{m}$. Hence the total capacitance is

$$C_{db}(0V) = (1.8)(0.42) + (5.4)(0.33) = 2.54 \text{ fF}$$

At a drain voltage of VDD, the capacitance reduces to

$$C_{db}(5V) = (1.8)(0.42) \left(1 + \frac{5}{0.98}\right)^{-0.44} + (5.4)(0.33) \left(1 + \frac{5}{0.98}\right)^{-0.12} = 1.78 \text{ fF}$$

- 2.6 The new threshold voltage is found as

$$f_s = 2(0.026) \ln \frac{2 \cdot 10^{17}}{1.45 \cdot 10^{10}} = 0.85V$$

$$g = \frac{100 \cdot 10^{-8}}{3.9 \cdot 8.85 \cdot 10^{-14}} \sqrt{2(1.6 \cdot 10^{-19})(11.7 \cdot 8.85 \cdot 10^{-14})(2 \cdot 10^{17})} = 0.75V^{1/2}$$

$$V_t = 0.7 + g(\sqrt{f_s + 4} - \sqrt{f_s}) = 1.66V$$

The threshold increases by 0.96 V.


- 2.7 No. Any number of transistors may be placed in series, although the delay increases with the square of the number of series transistors.
- 2.8 The threshold is increased by applying a negative body voltage so $V_{sb} > 0$.
- 2.9 (a) $(1.2 - 0.3)2 / (1.2 - 0.4)2 = 1.26$ (26%)

$$(b) \frac{e^{\frac{-0.3}{1.4 \cdot 0.026}}}{e^{\frac{-0.4}{1.4 \cdot 0.026}}} = 15.6$$


$$(c) v_T = kT/q = 34 \text{ mV}; \frac{e^{\frac{-0.3}{1.4 \cdot 0.034}}}{e^{\frac{-0.4}{1.4 \cdot 0.034}}} = 8.2; \text{ note, however, that the total leakage}$$

will normally be higher for both threshold voltages at high temperature.

- 2.10 The current through an ON transistor tends to decrease because the mobility goes down. The current through an OFF transistor increases because V_t decreases. A chip will operate faster at low temperature.



$$V_{OL} = (1.2 \text{ V}) \left(\frac{R_s}{R_s + R_1} \right) = 0.2 \text{ V}$$



2) b) V_{TH} occurs for $V_o = V_I$ THEREFORE

NMOS IN SATURATION REGION (SINCE $V_{GS} = V_{DS}$)

$$\mu_n C_{ox} = (0.06 \text{ m}^2/\text{Vs}) (8 \times 10^{-3} \text{ F/m}^2) = 480 \text{ } \mu\text{A/V}^2$$

$$I_{DN} = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right) [V_{TH} - V_{TN}]^2$$

$$500 \text{ } \mu\text{A} = \frac{(480 \text{ e-6}) (10)}{2} [V_{TH} - 0.3]^2$$

$$V_{TH} = \underline{\underline{0.756 \text{ V}}}$$

2 c) FOR $V_I = 0 \Rightarrow V_{OH} = V_{DD}$

FOR $V_I = V_{DD} \Rightarrow$ NMOS IN TRIODE

$$I_{DN} = \mu_n C_{ox} \left(\frac{W}{L}\right) \left[(V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


HERE $I_{DN} = 500 \mu A$, $V_{GS} = V_{DD}$, $V_{DS} = V_{OL}$

$$500 e-6 = (480 e-6)(10) \left[(2 - 0.3) V_{OL} - \frac{V_{OL}^2}{2} \right]$$

$$\underline{\underline{V_{OL} = 0.062 \text{ V}}} \quad \text{OR} \quad \cancel{3.34 \text{ V}}$$

NOT POSSIBLE
SINCE OUT OF
TRIODE

3)



$$I_{SOURCE} = (480 e-6)(10) \left[(2 - 0.3) 0.2 - \frac{0.2^2}{2} \right]$$

$$\underline{\underline{= 1.536 \text{ mA}}}$$

4) SIMILAR TO 3)

$$I_{\text{sink}} = (160 \text{e-}6)(10) \left[(-2 + 0.3)(-0.2) + \frac{(-0.2)^2}{2} \right]$$
$$= \underline{\underline{512 \mu\text{A}}}$$

5) $C_{\text{in}} = C_{\text{gsN}} + C_{\text{gsP}}$

$$= C_{\text{ox}} W_{\text{N}} L_{\text{N}} + C_{\text{ox}} W_{\text{P}} L_{\text{P}}$$

$$= (8)(3)(0.3) + (8)(3)(0.3)$$

$$= 14.4 \text{ fF}$$

6) SINCE LENGTH & WIDTH ARE 2 TIMES SIZES OF 5), THEN C_{in} IS 4 TIMES

$$C_{\text{in}} = 4 \times 14.4 \text{ fF} = 57.6 \text{ fF}$$