2.5 The minimum size diffusion contact is  $4 \times 5 \lambda$ , or  $1.2 \times 1.5 \mu m$ . The area is  $1.8 \mu m^2$  and perimeter is 5.4  $\mu m$ . Hence the total capacitance is

$$C_{db}(0V) = (1.8)(0.42) + (5.4)(0.33) = 2.54 fF$$

At a drain voltage of VDD, the capacitance reduces to

$$C_{db}(5V) = (1.8)(0.42)\left(1 + \frac{5}{0.98}\right)^{-0.44} + (5.4)(0.33)\left(1 + \frac{5}{0.98}\right)^{-0.12} = 1.78 fF$$

2.6 The new threshold voltage is found as

$$f_{s} = 2(0.026) \ln \frac{2 \cdot 10^{17}}{1.45 \cdot 10^{10}} = 0.85V$$
  

$$g = \frac{100 \cdot 10^{-8}}{3.9 \cdot 8.85 \cdot 10^{-14}} \sqrt{2(1.6 \cdot 10^{-19})(11.7 \cdot 8.85 \cdot 10^{-14})(2 \cdot 10^{17})} = 0.75V^{1/2}$$
  

$$V_{t} = 0.7 + g(\sqrt{f_{s} + 4} - \sqrt{f_{s}}) = 1.66V$$

The threshold increases by 0.96 V.

- 2.7 No. Any number of transistors may be placed in series, although the delay increases with the square of the number of series transistors.
- 2.8 The threshold is increased by applying a negative body voltage so  $V_{sb} > 0$ .
- 2.9 (a) (1.2 0.3)2 / (1.2 0.4)2 = 1.26 (26%)

(b) 
$$\frac{e^{\frac{-0.3}{1.4 \cdot 0.026}}}{e^{\frac{-0.4}{1.4 \cdot 0.026}}} = 15.6$$

(c) 
$$v_T = kT/q = 34 \text{ mV}; \quad \frac{e^{\frac{-0.3}{1.4 \cdot 0.034}}}{e^{\frac{-0.4}{1.4 \cdot 0.034}}} = 8.2; \text{ note, however, that the total leakage}$$

will normally be higher for both threshold voltages at high temperature.

2.10 The current through an ON transistor tends to decrease because the mobility goes down. The current through an OFF transistor increases because  $V_t$  decreases. A chip will operate faster at low temperature.

Vout a)  $\mathcal{T} = (R_1 || R_S) G_1 = 16.7 \, \text{ps}$ VOL  $\frac{1.2\sqrt{\frac{R_s}{R_s+R_1}}}=0.2\sqrt{\frac{R_s}{R_s+R_1}}$ VOL Vont 6) 1.2 = RICL = 100PS 0.2 2) 6) VTH OLCURY FOR VO = VT THEREFORE SINCE NMOS IN SAMRATION REGION (VGS=VOS) Mr Cox = (0,06 m²/vs) (8x10-3 F/m²) = 480 pA/v2 IDN = MNCox (W) [VTH-VtN]  $500 \text{ MA} = (4802-6)(10)[V_{TH} - 0.3]^{2}$  $V_{TH} = 0.756$  V

2C) FOR  $V_{\pm} = 0 = > V_{0H} = V_{0D}$ FOR V== VOD =) NMOS IN TRIODE ION = MNCox (W) [VGS-VEN) VOS - VOS ] HERE JON = 500 MA, VOS = VOD, VOS = VOL 500 e-6 = (480 e-6) (10) [(2-0.3) Vol - Vol ]  $V_{0L} = 0.062 V OR 3.34 V$   $M_{0T} P_{0}SSIBLE$ SINCE OUT OF . TRIODE 20 d off ( DISOURCE = ? WHEN VO = 012V  $\neg N_o$ - W\_=10  $\frac{1}{1500ReE} = (480e-6)(10)(2-0.3)0.2 - \frac{0.2^2}{2}]$ = 1.536 mA

4) SIMILAR TO 3)  $I_{SINK} = (160e-6)(10)[(-2+0.3)(-0.2)+\frac{(-0.2)^2}{2}]$ = 512 mA 5) CIN = CGEN + CGEP = Cox What Cox WPLP = (8)(3)(0.3) + (8)(3)(0.3)= 14.4 FF6) SINCE LENGTH & WIDTH ARE 2 TIMES SIZES OF 5), THEN CIN IS A TIMES  $C_{1N} = 4 \times 14.4 \text{ FF} = 57.6 \text{ FF}$