University of Toronto

Term Test 2

Date - Mar 17, 2010

Duration: 1.5 hrs

ECE334 — Digital Electronics Lecturer - D. Johns

ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY

- 1. Equation sheet is on last page of test.
- 2. Only tests written in pen will be considered for a re-mark.
- 3. Calculator type unrestricted
- 4. Grading indicated by []. Attempt all questions since a blank answer will certainly get 0.

Student #:		(max grade = 29)	
First Name:			
		Total	
Last Name:	SOLUTIONS	5	
		4	1
		3	

Question

1


Mark

Last Name:	·
Last Name:	

- [5] Question 1: Answer the True [T] or False [F] questions below by circling the correct answer. Each correct answer is worth 0.5 marks.
- T (F) When creating metal wires on a chip, first silicon dioxide is grown and photoresist is used to etch where wires should exist. Next, aluminum is sprayed on using silicon dioxide as a mask.
- T F When creating metal wires on a chip, first aluminum is sprayed on the entire microchip, then photoresist and silicon oxide is used to mask where wires should exist and the rest is etched off.
 - T F In a self-aligned process, the drain/source junctions are first formed and then the gate is formed above the drain/source junctions so that it is self-aligned.
 - The silicon dioxide layer formed under the gate region is grown using wet oxidation instead of dry oxidation.
 - T F Tungsten is used in via and contact holes due to its low resistance.
- T F P-type silicon is made by doping pure silicon with boron.
 - The dynamic power of a digital chip is due to the energy being dissipated across capacitors in the chip.
 - T F In CMOS circuits, to keep all the drain/source diodes reverse biased, the substrate (or bulk) of all NMOS transistors should be tied to V_{dd} while the substrate (or bulk) of all PMOS transistors should be tied to ground.
- T F A pseudo-NMOS gate with power supplies 0 and V_{dd} has it's output high level equal to V_{dd} while it's output low level is a value greater than 0.
 - T (F) V_{TH} for an inverter is defined to be the input voltage where the inverter's gain is largest.

Last Name:

[6] Question 2: Consider the following cross-section of a p-well process (not n-well)



- a) On the above diagram, label all the "???" signs with the material name (i.e. polysilicon, silicon dioxide, metal, p+, n+, p-, n-, etc.).
- b) What is the purpose of the p+ in the p-well and the n+ in the n- substrate?

 THESE ARE SUBSTRATE CONTACTS TO BIAS

 THE P-WELL AND N-SUBSTRATE, IF METAL

 DIRECTLY CONNECTED TO LIGHTLY DOPED MATERIAL

 SCHOTTKEY DIODE IS FORMED SO HEAVILY DOPED

 MATERIAL IS USED
- c) What is the purpose of field-implants?

 SO THAT THE SUBSTRATE DOES NOT


 INVERT DUE TO VOLTAGES ABOVE 'T
- d) Explain clearly why metal is not used as the gate material in a self-aligned process.

PROCESS STEP. POLYSILICON CAN WITHSTAWN HIGHER TEMPERATURES.

Last Name:

[6] Question 3: Find the dynamic power dissipation, $P_{\rm dyn}$, for the following CMOS circuit assuming the clock is 1 GHz, $V_{\text{DD}} = 2.5 \text{V}$ and the inputs have the following probability values that change on the rising edge of the clock.

$$P(A=1) = 0.5, P(B=1) = 0.4, P(C=1) = 0.7$$



$$\begin{aligned} & \rho_{YN-1} &= \rho_{1} \Rightarrow_{0} f_{C_{1}} V_{00}^{2} \\ & \rho_{X=1} &= \rho_{A=0} \rho_{B=0} = (0.5)(0.6) = 0.3 \\ & \rho_{X=0} &= 1 - \rho_{X=1} = 0.7 \\ & \rho_{X(1\rightarrow 0)} &= (0.3)(0.7) = 0.21 \\ & \rho_{YN-1} &= (0.21)(1eq)(5e-15)(2.5)^{2} = 6.6 \mu W \\ & \rho_{YN-2} &= \rho_{1\rightarrow 0} f_{C_{2}} V_{00}^{2} = (0.3)(0.7)(1eq)(5e-15)(2.5^{2}) \end{aligned}$$

$$P_{DYW-2} = P_{1-70} + C_2 V_{00}^2 = (0.3)(0.7)(1eq)(5e-15)(2.5)$$

$$= 6.6 \text{ MW}$$

$$P_{0YN-3} = P_{1-0} + C_3 V_{00}^2$$

$$P_{z=0} = P_{x=1} P_{y=1} = (0.3)(0.3) = 0.09$$

$$P_{z=1} = 1 - P_{z=0} = 0.91$$

$$P_{0YN-3} = (0.91)(0.09)(1eq)(2ve-15)(2.5^2)$$

$$= 10.2 \mu W$$

$$P_{0YN} = P_{0YN-1} + P_{0YN-2} + P_{0YN-3} = 6.6 + 6.6 + 10.2$$

$$= 23.4 \mu W$$

t [6] Question 4: Consider a metal 1 (first layer of metal) aluminum wire that is 0.8μm above the substrate, is 0.5 µm in height and has a width of 0.25 µm and has a length of 5 mm. Recall that the resistivity of aluminum is 2.8 $\mu\Omega \bullet cm$

a) Find the resistance per μm , R_w and the capacitance per μm , C_w .

a) Find the resistance per
$$\mu m$$
, R_w and the capacitance per μm , C_w .

$$R_D = \frac{\sigma}{t} = \frac{2.9e - 8 \Omega \cdot m}{0.5e - 6 m} = 0.056 \Omega / D$$

$$R_w = R_D \frac{l_m}{6.25 \mu m} = 4R_D = 0.224 \Omega / \mu m$$

$$C_w = E_{ox} \left[\binom{t_y}{t_y} + 0.77 + 1.06 \binom{t_y}{t_y} \right]^{0.25} + 1.06 \binom{t_y}{t_y}^{0.25} + 1.06 \binom{t_y}{t_y}^{0.25} = 93.7 \text{ pF/m} = 0.094 \text{ pF/m}$$

$$= 93.7 \text{ pF/m} = 0.094 \text{ pF/m}$$

a) Estimate the delay,
$$t_d$$
, of this wire assuming the delay is 1.2τ .

$$\mathcal{T} = \frac{RC}{2} = \frac{(0.224)(5000)(0.094)(5000)}{2}$$

$$= \frac{(1120)(470 + F)}{2} = 263PS$$

$$t_d = 1.2 \cdot \overline{z} = 316 PS$$

b) Estimate the delay of this wire if the width is increased to 1 µm and other parameters are

$$w_{2} = 4w \Rightarrow R_{2} = \frac{R}{4} = 286 \Omega$$

$$Cw_{2} = \mathcal{E}_{0x} \left[\left(\frac{w_{2}}{h} \right) + 0.77 + 1.06 \left(\frac{w_{2}}{h} \right)^{0.25} + 1.06 \left(\frac{t}{h} \right)^{0.5} \right]$$

$$= \mathcal{E}_{0x} \left[3.98 \right] = 0.138 + \mathcal{F} / \text{mgn}$$

$$C_{2} = Cw_{2} \left(5000 \right) = 690 + \mathcal{F}$$


$$t_{2} = 1.2 + \frac{R_{2}C_{2}}{2} = 116 + PS$$

- [6] Question 5: It is desired to drive a 1pF capacitive load given that a minimum size inverter has a gate capacitance of 4fF and it's inherent delay is 15ps.
 - a) Find the delay if a single inverter is used.

$$t_d = \tau_{INV} \frac{c_{out}}{c_{IN}} = (15RS) \left(\frac{1RF}{4FF}\right)$$

$$= 3.75 \text{ ns}$$

b) Find the delay if an inverter chain is used where a fanout factor of 4 is used for inverter sizing



c) Explain why a fanout factor of 4 is generally used for inverter sizing in an inverter chain instead of a factor of e which was derived in class to be optimum. (hint: what was overlooked in the class derivation?)

CLASS DERIVATION DID NOT ACCOUNT FOR OUTPUT CAPACITANCE OF AN INVERTER WHICH ROMBHLY SCALES WITH SIZE OF INVERTER ALSO FACTOR OF 4 15 SIMPLE TO DO.

Digital Electronics

```
\begin{aligned} & \text{Constants: } k = 1.38 \times 10^{-23} \, \text{JK}^{-1} : q = 1.602 \times 10^{-19} \, \text{C} : V_T = kT/q \approx 26 \, \text{mV} \text{ at } 300 \, ^{\circ} \text{K} : \\ & \varepsilon_0 = 8.854 \times 10^{-12} \, \text{F/m} : k_{ox} = 3.9 : \text{caps: } C_{ox} = (k_{ox} \varepsilon_0)/t_{ox} : C_j = C_{j0}/(1 + V_R/\phi_0)^{M_j} : \\ & \text{NMOS: } \beta_n = \mu_n C_{ox}(W/L) : V_{th} > 0 : V_{DS} \ge 0 : (\text{triode}) \quad I_D = \beta_n((V_{GS} - V_m)V_{DS} - (V_{DS}^2/2)) : (\text{active}) \quad I_D = 0.5 \beta_n(V_{GS} - V_{In})^2 : \\ & \text{(triode) } V_{DS} \le (V_{GS} - V_{th}) : (\text{active}) \quad V_{DS} \ge 0 : (\text{triode}) \quad V_{DS} = (V_{GS} - V_{th}) : V_{th} = V_{th0} + \gamma(\sqrt{V_{SB} + \phi_s} - \sqrt{\phi_s}) : \\ & \text{(subthreshold)} \quad I_D = I_{D0} e^{-(V_{GS} - V_{In})/(nV_T)} : (1 - e^{-V_{DS}/V_T}) : \\ & \text{PMOS: } \beta_p = \mu_p C_{ox}(W/L) : V_{tp} < 0 : V_{DS} \le 0 : (\text{triode}) \quad I_D = \beta_p((V_{GS} - V_{tp})V_{DS} - (V_{DS}^2/2)) : (\text{active}) \quad I_D = 0.5 \beta_p(V_{GS} - V_{tp})^2 : \\ & \text{(triode) } V_{DS} \ge (V_{GS} - V_{tp}) : (\text{active}) \quad V_{DS} \le 0 : (\text{triode}) \quad I_D = \beta_p((V_{GS} - V_{tp})V_{DS} - (V_{DS}^2/2)) : (\text{active}) \quad I_D = 0.5 \beta_p(V_{GS} - V_{tp})^2 : \\ & \text{(triode) } V_{DS} \ge (V_{GS} - V_{tp}) : (\text{(active) } V_{DS} \le 0 : (\text{triode}) \quad V_{DS} \le (V_{GS} - V_{tp}) : \\ & \text{Simple cap model: } C_g = C_{ox}WL : \text{if } L_{min} : C_{gu} \equiv C_{ox}L_{min} : C_g = C_{gu}W : \quad C_d = C_s = C_{du}W : \\ & \text{CMOS inverter: } V_{TH} = (V_{DD} + V_{tp} + V_{tn}r)/(1 + r) : \quad r = \sqrt{(\mu_n(W/L)_n)/(\mu_p(W/L)_p)} : \\ & \text{RC delay est: } t_{dr} = t_{df} = 1.2\tau : \tau = R_{eq}C : \quad R_{eqn} = 2.5/(\mu_n C_{ox}(W/L)_n V_{DD} - V_{tn})) : \quad R_{eqp} = 2.5/(\mu_p C_{ox}(W/L)_p (V_{DD} + V_{tp})) : \\ & \text{Min delay: } t_{delay} = \tau_{inv}(C_{out}/C_{jn}) : \quad total_{delay} = Nf\tau_{inv} : \int^N = C_{out}/C_{in} : \text{usually } f = 4 \\ & \text{Power diss: } P_{dyn} = P_{1 \to 0} f_{CL}V_{DD}^2 : P_{dp} = 0.5 P_{1 \to 0} f_{V_{DD}} I_{peak} (t_r + t_p) : I_{peak} = 0.5 \beta_n(V_{TH} - V_{tn})^2 : \\ & \text{Elmore Delay: } \tau_i \cong \sum_{k=1}^{\infty} L_k^2 : \text{dist } RC, \tau \cong RC/2 : \\ & \text{Interconnect: } R = \frac{k(pl)/(tw)}{r} : R_{Dl} : R_{Dl} = 0 : R_{Dl} : R_{Dl} : R_{Dl} : R_{Dl} : R_{
```