

# University of Toronto

## Term Test 2

Date - Mar 16, 2011

Duration: 1.5 hrs

ECE334 — Digital Electronics

Lecturer - D. Johns

**ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY**

1. Equation sheet is on last page of test.
  2. Only tests written in pen will be considered for a re-mark.
  3. Calculator type unrestricted
  4. Grading indicated by [ ]. Attempt all questions since a blank answer will certainly get 0.
- 

Last Name: SOLUTIONS

First Name: \_\_\_\_\_

Student #: \_\_\_\_\_

Question	Mark
1	
2	
3	
4	
5	
Total	


**(max grade = 29)**

[5] Question 1: Each correct answer is worth 0.5 marks.

For the questions below, circle one of True [T] or False [F].

- T  F In a 45nm CMOS process, the subthreshold leakage current is due to current leaking in and out of the mosfet gates due to very thin gate oxides.
- T F Dynamic direct-path power dissipation increases as clock and data edge slew-rates decrease.
- T F CMOS gates are made out of polysilicon so they will not melt during annealing.
- T  F A self-aligned process means that the different masks are self-aligned with each other.
- T  F A CMOS schmitt trigger is often used at the outputs of a digital chip to reduce noise.
- T  F When creating metal wires on a chip, first silicon dioxide is grown and photoresist is used to etch where wires should exist. Next, aluminum is sprayed on using silicon dioxide as a mask.
- T  F The silicon dioxide layer formed under the gate region is grown using wet oxidation instead of dry oxidation.
- T  F Tungsten is used in via and contact holes due to its low resistance.
- T  F The lowest level metal on a microchip is thicker than the highest level metal.
- T F For interconnect metal wires, the fringe capacitance is usually larger than the parallel plate capacitance.

[6] **Question 2:** Given that a minimum size inverter has a gate capacitance of 4fF and its inherent delay equals 15ps, find the number of inverters for an inverter chain that minimizes the propagation delay to drive a 10pF load when using a fan-out factor of 4 for inverter sizing. Also, what is the propagation delay?




6 INVERTERS WITH SCALING SHOWN ABOVE

$$t_d = (5)(4)(15 \text{ ps}) + (15 \text{ ps}) \left( \frac{10 \text{ pF}}{4 \text{ pF}} \right)$$

$$= \underline{\underline{338 \text{ ps}}}$$

[6] Question 3: Consider the following cross-section of a p-well process (not n-well)



a) On the above diagram, label all the “???” signs with the material name (i.e. polysilicon, silicon dioxide, metal, p+, n+, p-, n-, etc.).

b) How is **annealing** performed and why is it performed after ion implantation?

TEMPERATURE IS INCREASED AND THEN SLOWLY DECREASED. IT IS USED TO BETTER DISTRIBUTE ION CONCENTRATION AND REPAIRS DAMAGED LATTICE

c) Name a dopant that can be used to make p-type silicon.

BORON

d) Name a dopant that can be used to make n-type silicon.

ARSENIC OR PHOSPHORUS

[6] Question 4:

a) A metal wire has a thickness of 480nm, a width of 250nm and is 800nm above the p-substrate. Find the capacitance per unit length in units of fF/μm. Also, out of the total capacitance, find the percentage capacitance that relates to the parallel plate model and the percentage that relates to the fringe capacitance (the sum of the 2 should equal 100%).

$$C = k_{ox} \epsilon_0 \left( \frac{w}{h} + 0.77 + 1.06 \left( \frac{w}{h} \right)^{0.25} + 1.06 \left( \frac{t}{h} \right)^{0.5} \right)$$

$$= (3.9)(8.854e-12) \left( \frac{250}{800} + 0.77 + 1.06 \left( \frac{250}{800} \right)^{0.25} + 1.06 \left( \frac{480}{800} \right)^{0.5} \right)$$

$$= (3.45e-11) (0.3125 + 2.384) = 93.1 \text{ pF/m} = \underline{\underline{0.093 \text{ fF}/\mu\text{m}}}$$

$$\% C_{PAR} = \left( \frac{0.3125}{0.3125 + 2.384} \right) \times 100 = 12\%$$


$$\% C_{FRINGE} = 88\%$$

b) A metal wire has a sheet resistance of 0.08 Ω/□ and a capacitance of 0.2 fF/μm. Given that the wire is 1 μm wide and 2mm long, construct a 3 segment π-model for the wire.

$$\square = \frac{2 \text{ mm}}{1 \mu\text{m}} = 2000$$

$$R = 2000 \times 0.08 = 160 \Omega$$

$$C = 2000 \times 0.2 = 400 \text{ fF}$$




$$R/3 = 53.3 \Omega$$

$$C/3 = 133 \text{ fF}$$

$$C/6 = 67 \text{ fF}$$


c) For the above model in part b), what would be the Elmore time-constant for a source driving a resistor of size 1kΩ at one end of the wire with a capacitive load at the other end of 67 fF.



$$\tau_c \approx [(67)(1k) + (133)(1.053k) + (133)(1.106k) + (133)(1.16k)] \times (1e-15)$$

$$= \underline{\underline{508 \text{ ps}}}$$

[6] **Question 5:** Consider the Schmitt trigger below. All transistors have minimum channel length and transistor relative widths are shown. Derive an expression for the switching threshold as  $V_{in}$  is increased from 0V. Ignore the body effect.



$$W_1 = 2W_3 = 4W_5 \Rightarrow \frac{W_3}{W_5} = 2$$

$$W_2 = 2W_4 = 4W_6$$

$M_3$  &  $M_5$  BOTH ACTIVE

$V_{M+}$  OCCURS WHEN  $V_{IN} - V_A = V_{tn}$   
 $V_{M+} - V_A = V_{tn}$  (1)

$$I_{D5} = I_{D3}$$

$$\frac{\mu_n C_{ox}}{2} \left(\frac{W_5}{L}\right) (V_{GS5} - V_{tn})^2 = \frac{\mu_n C_{ox}}{2} \left(\frac{W_3}{L}\right) (V_{GS3} - V_{tn})^2$$

$$\frac{V_{GS5} - V_{tn}}{V_{GS3} - V_{tn}} = \sqrt{\frac{W_3}{W_5}} = \sqrt{2} \quad V_{GS3} = V_{IN} = V_{M+}$$

$$V_{GS5} = \sqrt{2} V_{GS3} - (\sqrt{2} - 1) V_{tn} = 1.41 V_{M+} - 0.41 V_{tn}$$

$$V_A = V_{DD} - V_{GS5} = V_{DD} - 1.41 V_{M+} + 0.41 V_{tn} \quad (2)$$

(1) + (2)  $V_{M+} - V_{tn} = V_{DD} - 1.41 V_{M+} + 0.41 V_{tn}$

$$2.41 V_{M+} = V_{DD} + 1.41 V_{tn}$$

$$V_{M+} = \frac{V_{DD} + \sqrt{2} V_{tn}}{1 + \sqrt{2}}$$

(blank sheet for scratch calculations)

**Constants:**  $k = 1.38 \times 10^{-23} \text{ JK}^{-1}$ ;  $q = 1.602 \times 10^{-19} \text{ C}$ ;  $V_T = kT/q \approx 26 \text{ mV}$  at  $300 \text{ }^\circ\text{K}$  ;  
 $\epsilon_0 = 8.854 \times 10^{-12} \text{ F/m}$ ;  $k_{ox} = 3.9$ ; **caps:**  $C_{ox} = (k_{ox}\epsilon_0)/t_{ox}$  ;  $C_j = C_{j0}/(1 + V_R/\phi_0)^{M_j}$  ;  
**NMOS:**  $\beta_n = \mu_n C_{ox}(W/L)$  ;  $V_{tn} > 0$  ;  $V_{DS} \geq 0$  ;(triode)  $I_D = \beta_n((V_{GS} - V_{tn})V_{DS} - (V_{DS}^2/2))$  ;(active)  $I_D = 0.5\beta_n(V_{GS} - V_{tn})^2$  ;  
(triode)  $V_{DS} \leq (V_{GS} - V_{tn})$  ;(active)  $V_{DS} \geq (V_{GS} - V_{tn})$  ;  $V_{tn} = V_{tn0} + \gamma(\sqrt{V_{SB} + \phi_s} - \sqrt{\phi_s})$  ;  
(subthreshold)  $I_D = I_{D0} e^{((V_{GS} - V_{tn})/(nV_T))} (1 - e^{-V_{DS}/V_T})$  ;  
**PMOS:**  $\beta_p = \mu_p C_{ox}(W/L)$  ;  $V_{tp} < 0$  ;  $V_{DS} \leq 0$  ;(triode)  $I_D = \beta_p((V_{GS} - V_{tp})V_{DS} - (V_{DS}^2/2))$  ;(active)  $I_D = 0.5\beta_p(V_{GS} - V_{tp})^2$  ;  
(triode)  $V_{DS} \geq (V_{GS} - V_{tp})$  ;(active)  $V_{DS} \leq (V_{GS} - V_{tp})$  ;  
**Simple cap model:**  $C_g = C_{ox}WL$  ; if  $L_{min}$  ;  $C_{gu} \equiv C_{ox}L_{min}$  ;  $C_g = C_{gu}W$  ;  $C_d = C_s = C_{du}W$  ;  
**CMOS inverter:**  $V_{TH} = (V_{DD} + V_{tp} + V_{tn}r)/(1+r)$  ;  $r = \sqrt{(\mu_n(W/L)_n)/(\mu_p(W/L)_p)}$  ;  
**RC delay est:**  $t_{dr} = t_{df} = 1.2\tau$  ;  $\tau = R_{eq}C$  ;  $R_{eqn} = 2.5/(\mu_n C_{ox}(W/L)_n(V_{DD} - V_{tn}))$  ;  $R_{eqp} = 2.5/(\mu_p C_{ox}(W/L)_p(V_{DD} + V_{tp}))$  ;  
 $(W_p/W_n)_{opt} = \sqrt{\mu_n/\mu_p}$  **Unit delay est:**  $t_{df2}/t_{df1} = (C_{L2}/C_{L1}) \times ((W/L)_{n1}/(W/L)_{n2})$   
**Min delay:**  $t_{delay} = \tau_{inv}(C_{out}/C_{in})$  ; total<sub>delay</sub> =  $Nf\tau_{inv}$  ;  $f^N = C_{out}/C_{in}$  ; usually  $f = 4$   
**Power diss:**  $P_{dyn} = P_{1 \rightarrow 0} f C_L V_{DD}^2$  ;  $P_{dp} = 0.5P_{1 \rightarrow 0} f V_{DD} I_{peak}(t_r + t_f)$  ;  $I_{peak} = 0.5\beta_n(V_{TH} - V_{tn})^2$  ;  
**Elmore Delay:**  $\tau_i \equiv \sum_k C_k R_{ik}$  ; dist RC,  $\tau \equiv RC/2$  ;  
**Interconnect:**  $R = (\rho l)/(tw)$  ;  $R_{\square} = \rho/t$  ;  $C = (\epsilon_{ox} w l)/t$  ;  $C = \epsilon_{ox} l(w/h + 0.77 + 1.06(w/h)^{0.25} + 1.06(t/h)^{0.5})$  ;  
**Max delay constraint:**  $T_c \geq t_{pcq} + t_{pd} + t_{setup}$  **Min Delay constraint:**  $t_{hold} \leq t_{ccq} + t_{cd}$  **Metastability:**  $MTBF = e^{T/\tau_s}/(t_{rd} F_D F_{CLK})$   
**SRAM:** M3 is cell access transistor, M1 is inverter NMOS, M5 is inverter PMOS,  
**SRAM read:**  $W_1/W_3 \geq (V_{DD} - V_A - V_{tn})^2 / (2((V_{DD} - V_{tn})V_A - V_A^2/2))$  ;  $I_{cell} = ((\mu_n C_{ox})/2)(W_3/L)(V_{DD} - 2V_{tn})^2$   
 $\Delta V_{BL} = (I_{cell} \Delta t)/C_{BL}$   
**SRAM write:**  $W_3/W_5 \geq (\mu_p(V_{DD} + V_{tp})^2) / (2\mu_n((V_{DD} - V_{tn})V_A - V_A^2/2))$

**MOS Transistor;** CMOS basic parameters. Channel length =  $0.25 \mu m$ ,  $m_j = 0.5$ ,  $\phi_0 = 0.9V$

	$V_{T0}$ (V)	$\gamma$ ( $V^{0.5}$ )	$\mu C_{ox}$ ( $\mu A/V^2$ )	$\lambda$ ( $V^{-1}$ )	$C_{ox}$ ( $fF/\mu m^2$ )	$C_o$ ( $fF/\mu m$ )	$C_j$ ( $fF/\mu m^2$ )	$C_{jsw}$ ( $fF/\mu m$ )
NMOS	0.4	0.4	120	0.06	6	0.3	2	0.3
PMOS	-0.4	0.4	30	0.1	6	0.3	2	0.3

$V_{T0}$  is the threshold voltage with zero bulk-source voltage;  $\gamma$  is used to account for non-zero bulk-source voltage;  $\mu C_{ox}$  is the transistor current gain parameter;  $\lambda$  is to account for the transistor finite output impedance (channel length modulation);  $C_{ox}$  is the gate capacitance per unit area;  $C_o$  is the gate overlap capacitance per unit length;  $C_j$  is the drain/source junction capacitance per unit area;  $C_{jsw}$  is the drain/source junction capacitance per unit length to account for drain/source perimeter capacitance. Assume this value is the same for all perimeters