In this paper, we develop a formal framework to widen the scope of
retargetable compilation. The goal is achieved by the unification of
architectural models for both the processor architecture and the ASIC
architecture. This framework enables the unified treatment of code
generation and behavioral synthesis, and is being used in our
experimental codesign environment to drive system-on-a-chip synthesis
from an object oriented language.