Pipelining

- Principles of pipelining
- Simple pipelining
- Structural Hazards
- Data Hazards
- Control Hazards
- Interrupts
- Multicycle operations
- Pipeline clocking

Sequential Execution Semantics

We will be studying techniques that exploit the semantics of Sequential Execution.

Sequential Execution Semantics:

instructions appear as if they executed in the program specified order and one after the other

Alternatively

At any given point in time we should be able to identify an instruction so that:

- 1. All preceding instructions have executed
- 2. None following has executed


Exploiting Sequential Semantics

- The "it should appear" is the key
- The only way one can inspect execution order is via the machine's state

This includes registers, memory and any other named storage

We will looking at techniques that relax execution order while preserving sequential execution semantics


Steps of Instruction Execution



Instruction execution is not a monolithic action

There are multiple microactions involved


Pipelining: Partially Overlap Instructions



This ignores fill and drain times

Moshovos

Sequential Semantics Preserved?




Two execution states:


- 1. In-progress: changes not visible to outsiders
- 2. Committed: changes visible

Principles of Pipelining: Example

Overlap



Pick Longest Stage



Critical Path Determines Clock Cycle

Principles of Pipelining: Ideal Case

Let T be the time to execute an instruction

Instruction execution requires n stages, $t_1...t_n$ taking $T = \sum_{i=1}^{n} t_i$

W/O pipelining:
$$TR = \frac{1}{T} = \frac{1}{\sum t_i}$$
 Latency = $T = \frac{1}{TR}$

W/ n-stage pipeline:
$$TR = \frac{1}{max(t_i)} \le \frac{n}{T}$$
 $Latency = n \times max(t_i) \ge T$

$$Speedup = \frac{\sum_{i}^{t_{i}}}{max(t_{i})} \le n$$


If all t_i are equal, Speedup is n

Ideally: Want higher Performance? Use more pipeline stages

Pipelining Limits

- After a certain number of stages benefits level off and later they start diminishing
- Pipeline Utility is limited by:
- 1. Implementation
 - a. Logic Delay
 - b. Clock Skew
 - c. Latch Delay
- 2. Structures
- 3. Programs
- 2 & 3 will be called HAZARDS

Pipeline Limits: #1 Logic Delay




- t_I = logic block's worst case
 delay
- T = clock period

$$T >= t_l$$

Today's Procs:


6-12 2-input gates per stage





Pipelining Limits: #2 Clock Skew

CLOCK SKEW

- Clock takes time to travel
- Arrival depends on distance/load
- Skew amongst different connections
- Creates additional constraints








Clock Skew contd.

computation would have started here



- Worst case scenario:
 - Output from stage with late clock feeds stage with early clock


Pipelining Limits: #3 Latch Overhead

Latch takes time

- Setup Time

data must stay stable before clock edge

- Hold Time



Impact of Clock Skew and Latch Overheads

let X be extra delay per stage for

- latch overhead
- clock/data skew

X limits the useful pipeline depth

With n-stage pipeline (all t_i equal) (T = n x t)

• throughput =
$$\frac{1}{X+t} < \frac{n}{T}$$

• latency =
$$n \times (X + t) = n \times X + T$$

• speedup =
$$\frac{T}{(X+t)} \le n$$

Real pipelines usually do not achieve this due to Hazards

Simple pipelines

F- fetch, D - decode, X - execute, M - memory, W -writeback

Classic 5-stage Pipeline

Simple Pipelines - MIPS/DLX 5-Stages

• integer/logic operations

add \$1, \$2, \$3 --> read 2 regs, write one

branches


beq \$1, \$2, LALA --> read 2 regs, compare, change PC

load/stores


lw \$1, 10(\$3) --> read 1 reg, add, read memory, write reg
sw \$1, 10(\$3) --> read 2 regs, add, write memory

special ops: syscall, jumps, call/return
 read at most 1 reg, write at most 1 reg, change PC

Simple Pipelines - MIPS/DLX 5-Stages




Simple Pipelines - MIPS/DLX 5-Stages



Pipelined Implementation: Ideally 5x performance

Pipeling as Datapaths in Time

Time ______



Hazards

Hazards

conditions that lead to incorrect behavior if not fixed

Structural Hazard

• two different instructions use same resource in same cycle

Data Hazard

- two different instrucitons use same storage
- must appear as if the instructions execute in correct order


Control Hazard

one instruction affects which instruction is next

Structural Hazards

When two or more different instructions want to use the *same hardware* resource in the *same cycle*

e.g., load and stores use the same memory port as IF



Dealing with Structural Hazards

Stall:

- + low cost, simple
- decrease IPC
- use for rare case


Pipeline Hardware Resource:

- useful for multicycle resources
- + good performance
- sometimes complex e.g., RAM
- Example 2-stage cache pipeline: decode, read or write data (wave pipelining - generalization)

Dealing with Structural Hazards

Replicate resource

- + good performance
- increases cost
- increased interconnect delay?
- use for cheap or divisible resources



Impact of ISA on Structural Hazards

Structural hazards are reduced

- If each instruction uses a resource at most once
- Always in same pipeline stage
- For one cycle


Many RISC ISAs designed with this in mind

Data Hazards

When two different instructions use the same storage location It must *appear* as if they executed in sequential order

- read-after-write (RAW, true dependence) -- real
- write-after-read (WAR, anti-dependence) -- artificial
- write-after-write (WAW, output-dependence) -- artificial
- read-after-read (no hazard)

Data Hazards



Examples of RAW

unless 100(r2) is the PC of the load (self-modifying code)

Simple Solution to RAW

Hardware detects RAW and stalls

```
add r1, --, -- IF ID EX MEM WB r1 written
sub --, r1, -- IF stall stall IF ID EX MEM WB
```


- + low cost, simple
- reduces IPC

Maybe we should try to minimize stalls

Stall Methods

Compare ahead in pipe

- if rs1(EX) == Rd(MEM) || rs2(EX) == Rd (MEM) then stall
- assumes MEM instr is a load, EX instr is ALU
- Use register reservation bits




loads reserve at ID stage release at MEM stage

check source Reg bit stall if reserved

Minimizing RAW stalls

Bypass or Forward or Short-Circuit



Use data before it is in register

- + reduces/avoids stalls
- complex
- Deeper pipelines -> more places to bypass from
- crucial for common RAW hazards

Bypass


Interlock logic

- detect hazard
- bypass correct result to ALU

Hardware detection requires extra hardware

- instruction latches for each stage
- comparators to detect the hazards

Bypass Example



Bypass: Control Example

Mux control

- if insn(EX) uses immediate then select IMM
- else if rs2(EX) == rd(MEM) then ALUOUT(MEM)
- else if rs2(EX) == rd(WB) then ALUOUT(WB)
- else select B

RAW solutions

Hybrid (i.e., stall and bypass) solutions required sometimes

DLX has one cycle bubble if load result used in next instruction


Try to separate stall logic from bypass logic

avoid irregular bypasses

Pipeline Scheduling - Compilers can Help

Instructions scheduled by compiler to reduce stalls


$$a = b + c$$
; $d = e + f - Prior to scheduling$



Smith and Vijaykumar and Moshovos

Pipeline Scheduling

After scheduling



No Stalls

Delayed Load

Avoid hardware solutions - Let the compiler deal with it Instruction Immediately after load can't/shouldn't see load result Compiler has to fill in the delay slot - NOP might be necessary

Iw Rb, b Iw Rb, b Iw Rc, c Iw Rc, c JNSCHEDULED nop Iw Rf, f add Ra, Rb, Rc add Ra, Rb, Rc sw a, Ra Iw Rf, f Iw Re, efs sw a, Ra Iw Rf, f sub Rd, Re, Rf nop add Rd, Re, Rf ... sw d, Rd

Other Data Hazards

Not possible in DLX - read early write late

Consider late read then early write

ALU ops writeback at EX stage


MEM takes two cycles and stores need source reg after 1 cycle

```
sw r1, -- IF ID EX MEM1 MEM2 WB add r1, --, -- IF ID EX MEM1 MEM2 WB
```

Other Data Hazards

WAW

Not in DLX: register writes are in order



Control Hazards

When an instruction affects which instruction execute next

or changes the PC

- sw \$4, 0(\$5)
- bne \$2, \$3, loop
- sub -, , -

Control Hazards

Handling control hazards is very important

VAX e.g.,

- Emer and Clark report 39% of instr. change the PC
- Naive solution adds approx. 5 cycles every time
- Or, adds 2 to CPI or ~20% increase

DLX e.g.,

- H&P report 13% branches
- Naive solution adds 3 cycles per branch
- Or, 0.39 added to CPI or ~30% increase


Move control point earlier in the pipeline

- Find out whether branch is taken earlier
- Compute target address fast

Both need to be done

e.g., in ID stage

- target := PC + immediate
- if (Rs1 op 0) PC := target



Implies only one cycle bubble but

special PC adder required

ISA and Control Hazard

Comparisons in ID stage

- must be fast
- can't afford to subtract
- compares with 0 are simple
- gt, It test sign-bit
- eq, ne must OR all bits

More general conditions need ALU

DLX uses conditional sets

Branch prediction

- guess the direction of branch
- minimize penalty when right
- may increase penalty when wrong

Techniques

- static by compiler
- dynamic by hardware
- MORE ON THIS LATER ON


Static techniques

- predict always not-taken
- predict always taken
- predict backward taken
- predict specific opcodes taken
- delayed branches

Dynamic techniques

Discussed with ILP

Predict not-taken always



if taken then squash (aka abort or rollback)

- will work only if no state change until branch is resolved
- Simple 5-stage Pipeline, e.g., DLX ok why?
- Other pipelines, e.g., VAX autoincrement addressing?

Predict taken always

```
1 2 3 4 5 6 7 8 9
i F D X M W
i+8 F D X M W
i+9 F D X M
```

For DLX must know target before branch is decoded

- can use prediction
- special hardware for fast decode

Execute both paths - hardware/memory b/w expensive

Delayed branch - execute next instruction whether taken or not

- i: beqz r1, #8
- i+1: sub --, --, --
-
- i+8 : or --, --, -- (reused by RISC invented by microcode)
- 1 2 3 4 5 6 7 8 9
- i F D X M W
- i+1 (delay slot) F D X M W
 - i+8 F D X M

Filling in Delay slots

Fill with an instr before branch

- When? if branch and instr are independent.
- Helps? always

Fill from target (taken path)

- When? if safe to execute target, may have to duplicate code
- Helps? on taken branch, may increase code size

Fill from fall-through (not-taken path)


- when? if safe to execute instruction
- helps? when not-taken

Filling in Delay Slots cont.

From Control-Independent code:

that's code that will be eventually visited no matter where the

branch goes



Nullifying or Cancelling or Likely Branches:

Specify when delay slot is execute and when is squashed

Why? Increase fill opportunities

Major Concern w/ DS: Exposes implementation optimization

Comparison of Branch Schemes

Cond. Branch statistics - DLX

- 14%-17% of all insts (integer)
- 3%-12% of all insts (floating-point)
- Overall 20% (int) and 10% (fp) control-flow insts.
- About 67% are taken

Branch-Penalty = %branches x

(%taken x taken-penalty + %not-taken x not-taken-penalty)

Comparison of Branch Schemes

scheme	taken penalty	not-taken pen.	CPI penalty
naive	3	3	0.420
fast branch	1	1	0.140
not-taken	1	O	0.091
taken	0	1	0.049
delayed branch	0.5	0.5	0.070

Assuming: branch% = 14%, taken% = 65%, 50% delay slots are filled w/ useful work

ideal CPI is 1

Impact of Pipeline Depth

Assume that now penalties are doubled

For example we double clock frequency

scheme	taken penalty	not-taken pen.	CPI penalty
naive	6	6	0.840
fast branch	2	2	0.280
not-taken	2	0	0.182
taken	0	2	0.098
delayed branch	?	?	?

Delayed Branches need special support for interrupts

Examples:

- power failing, arithmetic overflow
- I/O device request, OS call, page fault
- Invalid opcode, breakpoint, protection violation

Interrupts (aka faults, exceptions, traps) often require

- surprise jump (to vectored address)
- linking return address
- saving of PSW (including CCs)
- state change (e.g., to kernel mode)

Classifying Interrupts

1a. synchronous

function of program state (e.g., overflow, page fault)

1b. asynchronous

external device or hardware malfunction

2a. user request

OS call

2b. coerced

from OS or hardware (page fault, protection violation)

Moshovos

Classifying Interrupts

3a. User Maskable

User can disable processing

3b. Non-Maskable

User cannot disable processing

4a. Between Instructions

Usually asynchronous

4b. Within an instruction

Usually synchronous - Harder to deal with

5a. Resume

As if nothing happened? Program will continue execution

5b. Termination

Restartable Pipelines

- Interrupts within an instruction are not catastrohic
- Most machines today support this Needed for virtual memory
- Some machines did not support this

Why?

Cost

Slowdown

Key: Precice Interrupts

Will return to this soon

First let's consider a simple DLX-style pipeline

Handling Interrupts


Precise interrupts (sequential semantics)

- Complete instructions before the offending instr
- Squash (effects of) instructions after
- Save PC (& next PC with delayed branches)
- Force trap instruction into IF

Must handle simultaneous interrupts

- IF, M memory access (page fault, misaligned, protection)
- ID illegal/privileged instruction
- EX arithmetic exception

E.g., data page fault



Preceding instructions already complete

Squash succeeding instructions

prevent them from modifying state (registers, CC, memory)

trap instruction jumps to trap handler

hardware saves PC in IAR

trap handler must save IAR

E.g., arithmetic exception

E.g., Instruction fetch page fault

Let preceding instructions complete

No succeeding instructions

What happens if i+3 causes a data page fault?

Out-of-order interrupts

which page fault should we take?

```
3
                  4
                      5 6
                                  8
                                      9
     F
             X
                                   page fault (Mem)
                 M
                      W
         D
                  X
i+1
         F
             D
                      M
                          W
                                    page fault (fetch)
i+2
             F
                      X
                  D
                          M
                              W
i+3
                  F
                          X
                      D
                              M
                                  W
```

Out-of-Order Interrupts

Post interrupts

- check interrupt bit on entering WB
- precise interrupts
- longer latency

Handle immediately

- not fully precise
- interrupt may occur in order different from sequential CPU
- may cause implementation headaches!

Other complications

- odd bits of state (e.g., CC)
- early-writes (e.g., autoincrement)
- instruction buffers and prefetch logic
- dynamic scheduling
- out-of-order execution

Interrupts come at random times

Both Performance and Correctness

- frequent case not everything
- rare case MUST work correctly

Delayed Branches and Interrupts

What happens on interrupt while in delay slot

next instruction is not sequential

Solution #1: save multiple PCs

- save current and next PC
- special return sequence, more complex hardware

Solution #2: single PC plus

- branch delay bit
- PC points to branch instruction
- SW Restrictions

Multicycle operations

Not all operations complete in 1 cycle

- FP slower than integer
- 2-4 cycles multiply or add
- 20-50 cycles divide

Extend DLX pipeline

- EX stage repeated multiple times
- multiple, parallel functional units
 - not pipelined for now

Handling Multicycle Operations

Four functional units

EX: integer
 E^{*}: FP/integer multiplier

E+: FP adder
 E/: FP/integer divider

Assume

- EX takes 1 cycle and all FP take 4 cycles
- separate integer and FP registers
- all FP arithmetic in FP registers

Worry about hazards

structural, RAW (forwarding), WAR/WAW (between I & FP)

Simple Multicycle Example

```
3
                             5
                                   6
                                                 8
                                                            10
                                                                  11
      F
           D
                X
                     M
                            W
int
                    \operatorname{E}^*
                                 \operatorname{E}^*
                           E^*
           F
                                        \operatorname{E}^*
fp*
                D
                                                M
                                                      W
                 F
                      D
                            EX
                                         W
                                   M
int
                                                (1)
                      F
                                   E/
                                         E/
                                                E/
                                                      E/
fp/
                                                            M
                                                                W
                            D
                                         EX
int
                             F
                                   D
                                                M
                                                      W
                                                               (2)
                                   F
                                                            E/
                                                                  E/
                                          D
fp/
                                                                        (3)
                                          F
fp*
                                                                  X
                                                                        (4)
```

Simple Multicycle Example

Notes:

- (1) no WAW but complicates interrupts
- (2) no WB conflict
- (3) stall forced by structural hazard
- (4) stall forced by in-order issue

Different FP operation times are possible

- Makes FP WAW hazards possible
- Further complicates interrupts

FP Instruction Issue

Check for structural hazards

wait until functional unit is free

Check for RAW - wait until

source regs are not used as destinations by instrs in EX_i

Check for forwarding

bypass data from MEM or WB if needed

What about overlapping instructions?

- contention in WB
- possible WAR/WAW hazards
- interrupt headaches

Overlapping Instructions

Contention in WB

- static priority
- e.g., FU with longest latency
- instructions stall after issue

WAR hazards

• always read registers at same pipe stage

WAW hazards

- divf f0, f2, f4 followed by subf f0, f8, f10
- stall subf or abort divf's WB

Multicycle Operations

Problems with interrupts

- DIVF f0, f2,f4
- ADDF f2,f8, f10
- SUBF f6, f4, f10

ADDF completes before DIVF

- Out-Of-Order completion
- Possible imprecise interrupts


What if divf excepts after addf/subf complete?

Precice Interrupts Paper

Precice Interrupts

• Simple solution: Modify state only when all preceding insts. are *known* to be exception free.

Mechanism: Result Shif Register



Reserve all stages for the duration of the instruction

Memory: Either stall stores at decode or use dummy store

Reorder Buffer

result shift reg.

st. FU V tag
add 5
div 4

motion

reorder buffer

div (4 cycles) add (1 cycle)

tag	DR	Result	V	E	PC	A
4	r1					
5	r2					motion
						jo

- Out-of-order completition
- Commit: Write results to register file or memory


head

tail

Reorder buffer holds not yet committed state


Reoder Buffer Complications

- State is kept in the reorder buffer
- May have to bypass from every entry
- Need to determine the latest write
- If read not at same stage need to determine closest earlier write



History Buffer

- Allow out-of-oder register file updates
- At decode record current value of target register in reorder buffer entry.
- On commit: do nothing
- On exception: scan following reorder buffer entries restoring register values



Future File

• Two register files:

One updated out-of-order (FUTURE)

assume no exceptions will occur

One updated in order (ARCHITECTURAL)

Advantage: No delay to restore state on exception

