


## Verilog Review & Lab 3 Prep.

- to describe this mux:



- one method: 

```
module mux2to1 (input x1, x2, x3,
                  output f);
    assign f = (!x1 & x2) | (x1 & x3);
```

- Another version: 

```
endmodule
```

```
module mux2to1 (input x1, x2, x3, output f);
```

```
    reg f;
```

```
    always @ (x1, x2, x3)
```

```
        if (!x1)
```

```
            f = x2;
```

```
        else
```

```
            f = x3;
```

```
    endmodule
```

always block: to use statement such as if-else, case, etc. we must put these stmts. inside an always block.

@(x1, x2, x3) is called the sensitivity list. Any

signal that can directly affect an output signal from the always block (f in this case) must be in the sensitivity list.

reg f: any signal that is assigned a value inside an always block must be declared as type reg.

- also could write:

```
module mux2to1 (...);
```

```
    reg f;
```

```
    always @ (*)
```

```
    begin *
```

```
        if (!x) f = x2;
```


```
        else f = x3;
```

```
    end *
```

```
endmodule
```

\* begin-end is needed whenever the always block has more than one Verilog statement (if-else is just one stmt)

Recall



```
module D-latch (input D, CLK, Output reg Q);
    always @ ( D, CLK)
        if ( CLK == 1'b1 )
            Q = D;
end module
```

\* Note: if there is no else, then this means "stay unchanged". i.e., it implies

else  
 $Q = Q;$

Flip-flops

```
module D-flipflop (input D, Clock,
    output reg Q);
    always @ (posedge Clock)
        Q <= D;
end module
```

\* this convention of using posedge in the Sensitivity list causes the Verilog compiler to synthesise a PF for any signal that is assigned a value in this always block.

Note:  $<=$  assignment is used for FF; it is called a non-block assignment (later)

Midterm practice

in minimal form

- Given a SOP expression for a function,  $f$ , derive the POS using B. algebra.

$$f = \bar{x}\bar{z} + yz \quad \text{SOP } f$$

$$\therefore \bar{f} = \overline{(\bar{x}\bar{z} + yz)}$$

$$\bar{f} = (\overline{\bar{x}\bar{z}}) \cdot (\overline{yz}) = (x+z) \cdot (\bar{y} + \bar{z}) \quad \text{POS } \bar{f}$$

$$\therefore \bar{f} = x\bar{y} + x\bar{z} + z\bar{y} + z\bar{z}$$



or

$$\bar{f} = x\bar{z} + z\bar{y} \quad (\text{consensus})$$

$$\bar{f} = x\bar{y}(z + \bar{z}) + x\bar{z} + z\bar{y}$$

$$\bar{f} = x\bar{y}z + x\bar{y}\bar{z} + x\bar{z} + z\bar{y}$$

$$\bar{f} = \underline{x\bar{y}z + z\bar{y}} + \underline{x\bar{y}\bar{z} + x\bar{z}} \quad (\text{Absorption})$$

$$\bar{f} = z\bar{y} + x\bar{z} \quad \text{SOP } \bar{f}$$

$$\therefore f = \overline{\bar{f}} = \overline{z\bar{y} + x\bar{z}}$$

$$= (\bar{z} + y) \cdot (\bar{x} + z) \quad \text{POS}$$

Check  
 $f = \bar{x}\bar{z} + yz$


	$x\bar{y}$		$x\bar{y}$		
$z$	0	1	0	1	
0	1	1	0	0	$(\bar{x} + z)$
1	0	1	1	0	$(y + \bar{z})$

Note: the minimal POS of  $f$  is just the "DeMorgan's equivalent" of the minimal SOP for  $\bar{f}$ .

Midterm results: Avg = 74%  
 Lowest = 11%  
 Highest = 100% (7 students)


## D FF (con't)

Recall: m/s FF




- if  $\text{Resetn} = 0$ , then  $\bar{Q} = 1$ . If  $\text{Clock} = 0$ , then  $D = 1$ , so  $Q = 0$  (✓). If  $\text{Clock} = 1$ , then  $B = 1$ . Also,  $A = 1$ ,  $\therefore C = 0$  and  $D = 1$ . So,  $Q = 0$  (✓)
- This is called asynchronous reset, or asynchronous clear. The word asynchronous means "independent of the clock signal".

- The Setn is an active-low asynchronous set, or asynchronous preset input.



Note: R might be labelled clr, or clear, or clrn, etc. (see a FF Data Sheet).

Q. How would we design an active-low synchronous reset? (it only performs the reset on a clock edge).



Recall:  
 module D-flipflop (input D, Clock,  
 output reg Q);  
 always@ (posedge Clock)  
 Q <= D;  
 end module

## Asynchronous Reset

```
module D_FF (input D, Clock, Resetn,  
             output reg Q);  
  always@ (negedge Resetn, posedge Clock)  
  if (Resetn == 0)  
    Q <= 0;  
  else  
    Q <= D;  
end module
```

Note: because Resetn is in the sensitivity list, it can directly affect Q, and is therefore an asynchronous input.

```
module D_FF (...);  
  always@ (posedge Clock)  
  if (Resetn == 0)  
    Q <= 0;  
  else  
    Q <= D;  
end module
```

Note: since Resetn is not in the sensitivity

list, it is a synchronous input.

## Blocking vs. Non-Blocking Assignments

$Q = D;$  // blocking

$Q <= D;$  // non-blocking

Summary: multiple assignments inside an always block using  $=$  (blocking) are evaluated by the compiler in order. But multiple assignments using  $<=$  (non-blocking) are evaluated concurrently.

## Examples

```
module blah (input v, clock, output
              reg Q1, Q2);
```


```
  always @ (posedge clock)
  begin
```

```
    Q1 = v;      ①
```

```
    Q2 = Q1;     ②
```

```
  end
end module
```

- Since ① is a blocking assignment, then ② "sees" the result of ①, which is  $Q1 = v$ .  
∴  $Q2 = Q1 = v$ .



```
module blah (input v, clock, output
              reg Q1, Q2);
```


```
  always @ (posedge clock)
  begin
```

```
    Q1 <= v;      ①
```

```
    Q2 <= Q1;     ②
```

```
  end
end module
```

now, ① & ② are evaluated at the same time, which means:



Moral of the story: allows use  $\leftarrow$  (non-blocking) for sequential circuits. Allowing use  $=$  (blocking) for combinational ccts.

Examples

module ch-my (input x1, x2, x3, x4, clock,  
output reg f, g);


always @ (posedge clock)  
begin

$g = x1 \wedge x2;$

$f = (g \& \sim x3) | (\sim g \& x4);$

end

end module



- if we change to  $\leftarrow$  assignments:

