

# CMOS Wavelet Compression Imager Architecture

Ashkan Olyaei

Department of Electrical and Computer Engineering  
University of Toronto  
Toronto, ON M5S 3G4, Canada  
Email: olyaei@eecg.toronto.edu

Roman Genov

Department of Electrical and Computer Engineering  
University of Toronto  
Toronto, ON M5S 3G4, Canada  
Email: roman@eecg.toronto.edu

**Abstract**—The CMOS imager architecture implements  $\Delta\Sigma$ -modulated Haar wavelet image compression on the focal plane in real time. The active pixel array is integrated with a bank of column-parallel first-order incremental oversampling analog-to-digital converters (ADCs). Each ADC performs column-wise distributed focal-plane sampling and concurrent signed weighted average quantization, realizing a one-dimensional spatial Haar wavelet transform. A digital delay and adder loop performs spatial accumulation over multiple adjacent ADC outputs. This amounts to computing a two-dimensional Haar wavelet transform, with no overhead in time and negligible overhead in area compared to a baseline digital imager architecture. The architecture is experimentally validated on a 0.35 micron CMOS prototype containing a bank of first-order incremental oversampling ADCs computing Haar wavelet transform on an emulated pixel array output. The architecture yields simulated computational throughput of 1.4 GMACS with SVGA imager resolution at 30 frames per second.

## I. INTRODUCTION

High-resolution high-frame-rate image sensor arrays improve video quality at the expense of increased output bandwidth. Higher data rates place stringent requirements on the imager communication channel. In the case of portable wireless video sensors, this translates into wider channel bandwidth, higher transmitter power dissipation, and increased memory size. Image compression relaxes these requirements at the cost of additional signal processing.

Discrete wavelet transform (DWT) is a powerful decomposition technique for image compression, often superior to discrete cosine transform (DCT). Higher image compression ratios, lower tile boundary noise, and higher image quality are some of the advantages of the DWT-based algorithms over the DCT-based ones [1], [2], [3].

Haar wavelet transform [4] is a popular DWT compression technique. It yields information about spatial gradient of image intensity, not just its absolute value. Selective compression is achieved through thresholding the transformed image and transmitting the more significant gradient values. Computing Haar wavelet transform in real time in streaming video is very computationally intensive, requiring vast computing resources. CMOS integrated imaging technologies allow to perform low-cost, low-power signal processing directly on the focal plane, eliminating the need for an external processor [5]. The intrinsic parallelism of such computing yields throughput and energy efficiency well above those of modern digital processors, allowing to perform complex computations in real time.

Various active pixel spatial filtering techniques suitable for on-focal-plane analog VLSI implementation of Haar wavelet transform have been developed. Switched capacitor implementations use charge sharing to compute average sum and difference but require matched capacitors and have limited scalability [6], [7], [8]. Current-mode implementations [9], including those with weighted averaging [10], use zero-latency current-mode addition but employ multiple matched current mirrors at the expense of increased pixel area. Current integration and gain-stage voltage summation [11], [12] utilized in variable resolution imaging do not allow for weighted averaging and require additional column-parallel amplifiers. All of the aforementioned architectures perform computing in analog VLSI domain and require an extra analog-to-digital converter (ADC) to provide the digital output.

We present a mixed-signal VLSI architecture of a digital CMOS imager performing real-time two-dimensional Haar wavelet transform image compression. Our approach combines weighted spatial averaging and oversampling quantization in a single  $\Delta\Sigma$ -modulated analog-to-digital conversion cycle, making focal-plane computing an intrinsic part of the quantization process. The approach yields no overhead in time and negligible overhead in area compared to a baseline digital imager employing oversampling quantization. The architecture yields 1.4 GMACS throughput with SVGA imager resolution at 8-bit output resolution. The rest of this paper is organized as follows. Section II gives an overview of a Haar wavelet transform decomposition method. Section III presents the architecture and circuits of the sensory Haar wavelet compression processor. Section IV presents experimental and simulated results validating functionality and computational throughput of the sensory processor architecture.

## II. HAAR WAVELET TRANSFORM COMPRESSION

By extracting horizontal, vertical and diagonal edges, Haar wavelets register the relationship between intensities among neighboring pixels in different orientations and hence form a "ratio template" [13]. The ratio template is independent of illumination conditions. It truly captures the ratio between various features of an object, which within a class exhibit greater correlation than the absolute intensity values. As a result, a more precise object description is generated at a cost of lower spatial resolution. To achieve selective compression of the image, redundant and localized gradient values are

filtered out according to a threshold bias, which is based on the required compression ratio and the reconstructed image quality specifications.

The one-dimensional Haar wavelet is composed of the scaling function  $\phi(t)$  or the father wavelet, and the wavelet prototype function  $\psi(t)$  also known as the mother wavelet:

$$\phi(t) = \begin{cases} 1 & \text{if } -1 \leq t \leq 1, \\ 0 & \text{otherwise,} \end{cases}$$

$$\psi(t) = \begin{cases} 1 & \text{if } 0 < t \leq 1, \\ -1 & \text{if } -1 \leq t \leq 0, \\ 0 & \text{otherwise.} \end{cases}$$

The combination of scaling and wavelet prototype functions in two-dimensional space yields the following scalar, horizontal, vertical and diagonal two-dimensional Haar wavelet functions:

$$\begin{aligned} \phi(x, y) &= \frac{1}{4} \phi(x) \phi(y), \\ \psi^H(x, y) &= \frac{1}{4} \psi(x) \phi(y), \\ \psi^V(x, y) &= \frac{1}{4} \phi(x) \psi(y), \\ \psi^D(x, y) &= \frac{1}{4} \psi(x) \psi(y), \end{aligned}$$

where the  $\frac{1}{4}$  coefficient is applied so that the maximum value of the wavelet transform stays within the image intensity range. The equivalent spatial kernels of the scalar and wavelet functions for the first-level Haar wavelet are:

$$\Phi_1 = \frac{1}{4} \begin{pmatrix} +1 & +1 \\ +1 & +1 \end{pmatrix} \quad (1)$$

$$\Psi_1^H = \frac{1}{4} \begin{pmatrix} +1 & -1 \\ +1 & -1 \end{pmatrix} \quad (2)$$

$$\Psi_1^V = \frac{1}{4} \begin{pmatrix} +1 & +1 \\ -1 & -1 \end{pmatrix} \quad (3)$$

$$\Psi_1^D = \frac{1}{4} \begin{pmatrix} +1 & -1 \\ -1 & +1 \end{pmatrix} \quad (4)$$

The transformation of the image fragment  $\mathbf{I}$  into the feature  $\mathbf{X}$  is of the linear form:

$$X_{ij} = \sum_{h=1}^K \sum_{v=1}^K C_{hv} I_{xy}, \quad (5)$$

$$x = h + (i-1)K, \quad i = 1, 2, \dots, \frac{H}{K}, \quad (6)$$

$$y = v + (j-1)K, \quad j = 1, 2, \dots, \frac{V}{K}, \quad (7)$$

$$K = 2^l, \quad l = 1, \dots, L, \quad (8)$$

where  $C_{hv} \in \{-1, +1\}$  are the Haar wavelet coefficients comprising a square spatial kernel,  $H$  and  $V$  are the image fragment horizontal and vertical sizes, multiples of the kernel size  $K$ ,  $h$  and  $v$  are the horizontal and vertical Haar kernel indices,  $i$  and  $j$  are the indices of the Haar transformed image,  $L$  is the number of levels of Haar transform, and

$$\mathbf{C} \in \{\Phi_1, \Psi_1^H, \Psi_1^V, \Psi_1^D\}. \quad (9)$$




Fig. 1. Sensory wavelet processor top-level architecture.

$L$ -level Haar wavelet features for  $L > 1$  can be obtained by repetitive use of level-one transform, or directly using  $3L + 1$  spatially averaging Haar wavelet coefficient kernels of size  $K = 2^l$ , with  $l = 1, \dots, L$ .

### III. SENSORY HAAR WAVELET COMPRESSION PROCESSOR

Image acquisition and wavelet transform computation are both performed on the focal plane of the sensory processor. Its mixed-signal VLSI architecture is depicted in Fig. 1.

#### A. Analog Image Acquisition

Analog image acquisition is performed by the active pixel array, the row control and the correlated double sampling (CDS) units. The active pixel comprises a resettable  $n^+$ -diffusion- $p$ -substrate photodiode and a selectable source follower with shared column-parallel current source biased with  $I_{biasCol}$  current as shown in Fig. 2.

The row control unit generates the digital signals *Reset* and *RowSelect* controlling the integration and readout phases.




Fig. 2. Photodiode active pixel circuit.




Fig. 3. Correlated double sampling (CDS) circuit.

Fixed pattern noise due to pixel-to-pixel transistor mismatch is one of the dominant noises in CMOS imagers. Switched-capacitor CDS unit shown in Fig. 3 suppresses FPN by subtracting the reset pixel output from the sensed pixel output. The clocks  $\phi_{1CDS}$  and  $\phi_{2CDS}$  are non-overlapping. When  $\phi_{1CDS}$  is high, the sensed pixel output is sampled on the input capacitor. When  $\phi_{2CDS}$  is high, the reset pixel output is subtracted from the earlier sampled signal, with the difference produced at the CDS circuit output. The amplifier is a single-stage nMOS cascoded amplifier.

### B. On-Focal-Plane Haar Wavelet Transform

As detailed in Section II,  $L$ -level Haar wavelet transform requires correlating an image with  $3L+1$  square spatial kernels of sizes  $K = 2^l$ ,  $l = 1, \dots, L$ . For  $L = 1$ , the Haar kernels are of the form (1)–(4). The presented mixed-signal VLSI architecture computes multiple kernel-image correlations in parallel within a single oversampling quantization cycle, with negligible space overhead and no time overhead as compared to a standard digital imager.

The active pixel array is integrated with a bank of column-parallel oversampling analog-to-digital converters (ADCs) as shown in Fig. 1. Each ADC is configured to sample  $K$  adjacent pixels in a column within a single quantization cycle. Uniform pixel sampling yields a digital representation of a column-wise spatial average of the acquired image. Correlation of a  $K$ -pixel-long fragment of an image column with a signed unity-




Fig. 4. Block diagram of a first-order  $\Delta\Sigma$ -modulated incremental A/D converter with comparator, sample-and-hold circuit, integrator and counter.

amplitude one-dimensional kernel of size  $K$  is computed by combining the uniform pixel sampling and pixel output sign inversion. A double sampling sign unit circuit determines the sign of each pixel output by selecting a switched-capacitor sampling sequence order. Sign values are presented bit-serially from a ring shift register,  $SR$ , with a sequence period of  $K$  values, synchronously with image read-out clock  $RowScan$ . This amounts to computing one-dimensional column-parallel spatial Haar wavelet transform:

$$X_{ij,h} = \sum_{v=1}^K X_{ij,hv} = \sum_{v=1}^K C_{hv} I_{xy}, \quad (10)$$

where the notation is consistent with that of (6)–(8).

The oversampling quantizer is implemented as a first-order incremental  $\Delta\Sigma$ -modulated ADC. The implementation is compact as the decimating filter is a simple digital counter. The block diagram of the ADC is depicted in Fig. 4.

The switch matrix routes the  $K$  different time-dependent sign signals to  $H/K$  groups of adjacent column-parallel sign unit circuits. A simple digital delay and adder loop performs spatial accumulation over  $K$  adjacent ADC outputs as they are read out:

$$X_{ij} = \sum_{h=1}^K X_{ij,h} = \sum_{h=1}^K \sum_{v=1}^K C_{hv} I_{xy}. \quad (11)$$

This mixed-signal VLSI computation realizes a two-dimensional Haar wavelet transform in (5) of up to  $L$  levels. The area overhead of sign unit circuits, switch matrix and digital accumulator scales linearly with the imager size and is negligible. As computing is interleaved with quantization, no extra computational time is required above that of raw image oversampling quantization in a baseline digital imager.

## IV. RESULTS

The architecture is experimentally validated on a 0.35 micron CMOS prototype containing a bank of 8-bit oversampling analog-to-digital converters (ADCs) computing Haar wavelet transform. Image sensory stimulus emulating an analog pixel array output is presented to the input of the ADC. Proper pixel value sign inversion is performed on the image a priori. The first-order incremental  $\Delta\Sigma$ -modulated ADC performs distributed image sampling and concurrent signed weighted average quantization, realizing a one-dimensional spatial Haar wavelet transform. A digital delay and adder loop implemented in software performs spatial accumulation over multiple ADC outputs. This amounts to computing a two-dimensional Haar wavelet transform. Fig. 5 depicts experimentally measured




Fig. 5. (a) *Audrey* and experimentally measured *Audrey*'s Haar transforms: (b) one-level, (c) two-level, and (d) three-level transforms.

two-dimensional Haar wavelet transform of *Audrey*. One-level, two-level, and three-level Haar transforms, all obtained experimentally, are shown, fully validating the functionality of the presented architecture.

The photodiode active pixel is simulated to have the worst case integration time of 10 msec. Assuming no pipelining, at 30 frames per second frame rate, additional 23 msec are available for Haar wavelet image processing. Based on a conservative quantizer sampling rate of 40 ksp/s, the computational throughput is estimated to be 1.4 GMACS for SVGA image resolution. The estimate is given for the three-level Haar wavelet transform computed on the presented architecture employing  $\Delta\Sigma$ -modulated algorithmic ADC [14].

## V. CONCLUSIONS

We presented a mixed-signal VLSI architecture of a digital CMOS imager computing on-focal-plane two-dimensional Haar wavelet in real time for image compression. The approach combines weighted spatial averaging and oversampling quantization in a single  $\Delta\Sigma$ -modulated analog-to-digital conversion cycle, making focal-plane computing an intrinsic part of the quantization process. The approach yields no overhead in time and negligible overhead in area compared to a baseline digital imager employing oversampling quantization. The architecture functionality has been experimentally validated with a bank of first-order incremental  $\Delta\Sigma$ -modulated analog-to-digital converters fabricated in a  $0.35\ \mu\text{m}$  CMOS technology. The architecture yields 1.4 GMACS simulated computational throughput at SVGA imager resolution at 8-bit output resolution.

*Acknowledgments:* The authors acknowledge Raf Karakiewicz for his contribution to PCB test board development and experimental setup design.

## REFERENCES

- [1] H. Yamauchi, S. Okada, K. Taketa, T. Ohyama, Y. Matsuda, T. Mori, T. Watanabe, Y. Matsuo, Y. Yamada, T. Ichikawa, and Y. Matsushita, "Image processor capable of block-noise-free JPEG2000 compression with 30 frames/s for digital camera applications," *IEEE International Solid-State Circuits Conference (ISSCC'03)*, vol. 1, 2003.
- [2] R.Y. Omaki, Yu Dong, M.H. Miki, H. Furuie, S. Yamada, D. Taki, D. Tarui, G. Fujita, T. Onoye, and I. Shirakawa, "VLSI implementation of a realtime wavelet video coder," *Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'00)*, pp 543-546, 2000.
- [3] H. Yamauchi, S. Okada, K. Taketa, Y. Matsuda, T. Mori, T. Watanabe, Y. Matsuo, Y. Matsushita, T. Ichikawa, and Y. Matsushita, "1440 x 1080 pixel, 30 frames per second motion-JPEG 2000 codec for HD-movie transmission," *IEEE Journal of Solid-State Circuits*, vol. 40 (1), pp. 331-341, 2005.
- [4] G. Kaiser, "The fast Haar transform," *IEEE Potentials*, vol. 17 (2), pp 34-37, 1998.
- [5] E.R. Fossum, "CMOS image sensor: Electronic camera-on-a-chip," *IEEE Trans. Electron Devices*, vol. 44, pp 1689-1698, 1997.
- [6] S.E. Kemeny, R. Panicacci, B. Pain, L. Matthies, and E.R. Fossum, "Multiresolution image sensor," *IEEE Trans. Circuits and Systems for Video Technology*, vol. 7 (4), pp 575-583, 1997.
- [7] Q. Luo, and J.G. Harris, "A novel integration of on-sensor wavelet compression for a CMOS imager," *IEEE Int. Symp. on Circuits and Systems (ISCAS'02)*, Scottsdale, AZ, May 26-29, 2002. ISCAS'2002.
- [8] F. Saffih, and R. Hornsey, "Multiresolution CMOS image sensor," *Technical Digest of SPIE Opto-Canada 2002*, p. 245.
- [9] A. Fish, and O. Yadid-Pecht, "CMOS current/voltage mode winner-take-all circuit with spatial filtering," *IEEE Int. Symp. on Circuits and Systems (ISCAS'01)*, vol. 3, pp 636-639, 2001.
- [10] V. Gruev, and R. Etienne-Cummings, "Implementation of steerable spatiotemporal image filters on the focal plane," *IEEE T. Circuits and Systems II*, vol. 49 (4), 2002.
- [11] Z. Zhou, B. Pain, and E.R. Fossum, "Frame-transfer CMOS active pixel sensor with pixel binning," *IEEE Trans. Electron Devices*, vol. 44 (10), pp 1764-1768, 1997.
- [12] M. Tabet, and R. Hornsey, "CMOS image sensor camera with focal plane edge detection," *Canadian Conference on Electrical and Computer Engineering*, vol. 2, pp 1129-1133, 2001.
- [13] M. Oren, C. Papageorgiou, P. Sinha, E. Osuna, and T. Poggio, "Pedestrian Detection Using Wavelet Templates," in *Computer Vision and Pattern Recognition*, pp 193-199, 1997.
- [14] G. Mulliken, F. Adil, G. Cauwenberghs, and R. Genov, "Delta-Sigma Algorithmic Analog-to-Digital Conversion," *IEEE Int. Symp. on Circuits and Systems (ISCAS'02)*, Scottsdale, AZ, May 26-29, 2002. ISCAS'2002.