## 8.5 256-Channel Neural Recording Microsystem with On-Chip 3D Electrodes

Joseph Aziz<sup>1</sup>, Roman Genov<sup>1</sup>, Miron Derchansky<sup>1,2</sup>, Berj Bardakjian<sup>1</sup>, Peter Carlen<sup>1,2</sup>

<sup>1</sup>University of Toronto, Toronto, Canada <sup>2</sup>Toronto Western Hospital, Toronto, Canada

Neural activity of the brain exhibits considerable heterogeneity across biological ensembles. Multi-channel neural sensory systems capture and utilize this heterogeneity. In applications such as neural prostheses, animal studies and high throughput drug screening, recordings from multiple sites within a volume of tissue are required. Recording microsystems with three-dimensional (3D) electrode arrays of various configurations have been reported such as with electrodes co-planar with the die [1]. Implementations with 3D electrode arrays bonded directly to the surface of the chip have been proposed [2]. A CMOS neural recording chip is presented with two electrode configurations, 3D golden-bump electrodes and the Utah Electrode Array (UEA), bonded directly onto the surface of the chip.

As the bandwidth of neural signals can reach above 5kHz, sensory systems that record many channels simultaneously yield large amounts of data that cannot be efficiently stored, processed or transmitted. Conventional spike detection systems [1-3] capture the majority of action potentials but discard other important neuro-physiological information such as activity below or above a threshold level, or activity in an abnormal neurological state. The presented sensory microsystem records neural activity simultaneously on 256 channels and performs analog delta compression of all recorded neural data. The output data rate is proportional to the mere information rate not the dimensions of the array or the sampling rate.

The recording channels are organized in a  $16 \times 16$  array as shown in Fig. 8.5.1 (left). The 200 $\mu$ m cell pitch is dictated by extracellular recording spatial resolution requirements such as those in the hippocampi of mice. The non-passivated electrode bonding pads are  $80 \times 80 \mu m^2$  in size each. Experimentally measured characteristics are summarized in the table in Fig. 8.5.1 (right).

The recording array has been integrated with two electrode embodiments shown in Fig. 8.5.2 (top). For low penetration depth applications, 257 golden bumps, 100µm long each, such as the ones shown in Fig. 8.5.2 (top, left) were bonded onto the die. One electrode was utilized as an optional reference electrode. For higher penetration depth applications, a 10×10 Utah Electrode Array (UEA) was bonded onto the die (Fig. 8.5.2, top, right). As the 400µm UEA electrode pitch is twice the recording channel cell pitch, a set of 8×8 electrodes were bonded for a total of 64 recording sites. The bonding process is as follows. Golden stud bumps are bonded to the aluminum pads and are coined. Conductive epoxy is deposited onto the stud bumps. The array is optically aligned and placed onto the bumps. The epoxy is thermally cured. Once the die is wire-bonded, the package cavity is filled with a biocompatible epoxy in order to insulate and protect the bonding wires. The microsystem is placed into a fluidic chamber for in vitro validation (Fig. 8.5.2, bottom, left). Its functionality is validated in neurophysiological experiments (Fig. 8.5.2 bottom, right).

To preserve channel-to-channel signal coherence, each recording channel is implemented as an independent two-stage continuous time voltage amplifier depicted in Fig. 8.5.3 (top). The high-pass filter sub-Hz cut-off frequency is controlled by high-resistance sub-threshold biased MOS transistors [2]. It removes the inherent electrode-tissue interface DC offset. The cut-off frequency of the low-pass anti-aliasing filter is set by the bias current of a transconductance amplifier. The gain is programmable and is set by re-configuring a bank of capacitors in the feedback of the second stage. Leakage-induced DC drift is removed by periodic resetting of the amplifier into the unity gain configuration [4]. An example of a recording of chemically induced seizure-like activity in an intact hippocampus of a mouse through an on-chip UEA electrode is shown in Fig. 8.5.3 (bottom).

The circuit diagram of the first stage amplifier and its characteristics are given in Fig. 8.5.4 (left). As the output signal swing is low, the telescopic topology is employed. It yields a factor of five reduction in power dissipation of the first stage compared to the designs in [5] and [6] for the same noise. This is due to both fewer DC signal paths and fewer sources of noise. The noise level of  $7\mu$ V over 5kHz bandwidth is chosen as an acceptable tradeoff for a reduction in channel area by a factor of four over that in [5], as dictated by the cell pitch requirement. As the second stage requires a larger voltage swing, the current mirror transconductance amplifier topology is employed. The sample-and-hold circuit is implemented as a buffered analog double memory [6]. The two capacitors store two subsequent recording samples to implement delta compression as discussed below. Bottom plate sampling keeps charge injection signal-independent.

Figure 8.5.5 shows two-dimensional electrical activity data experimentally recorded on a test chip. A drop of water was placed on the surface of the  $16 \times 16$  electrode array and driven by a 2mV peak-to-peak sinusoid. The stimulus signal was recorded at a 5kHz sampling rate and displayed in real time as an 'electronic video' stream. The figure shows a 3D map of the recording frame corresponding to a peak of the input sinusoid.

Delta compression is performed by thresholding the difference of two subsequent neural activity 'frames' as depicted in Fig. 8.5.6 (top). To validate the approach in high spatial resolution neural interfaces, a neural activity data set was recorded optically using a voltage-sensitive die. The delta compression algorithm was then simulated for different threshold levels. The resulting PSNR versus compression ratio trade-off is plotted in Fig. 8.5.6 (bottom).

The column-parallel switched capacitor difference circuit depicted in Fig. 8.5.7 (left) performs frame differencing during array read-out. It computes a temporal derivative of the signal as demonstrated in the experimental measurements for one channel in Fig. 8.5.7 (right). The accuracy of the output waveform presented is limited by the off-chip A/D converter resolution.

## References:

[1] R. Olsson, K. Wise, "A Three-Dimensional Neural Recording Microsystem with Implantable Data Compression Circuitry," *ISSCC Dig. Tech. Papers*, pp. 558-559, Feb., 2005.

[2] R. Harrison, et al., "A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System," *ISSCC Dig. Tech. Papers*, pp. 554-555, Feb., 2006.

[3] S. O'Driscoll, et al., "Neurons to Silicon: Implantable Prosthesis Processor," *ISSCC Dig. Tech. Papers*, pp. 552-553, Feb., 2006.

[4] F. Heer, et al., "CMOS Microelectrode Array for Bidirectional Interaction with Neuronal Networks," *IEEE J. Solid-State Circuits*, vol. 41, pp. 1620-1629, July, 2006.

[5] R. Harrison, C. Charles, "A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications," *IEEE J. Solid-State Circuits*, vol. 38, pp. 958-965, June, 2003.

[6] J. Aziz, et al., "256-Channel Integrated Neural Interface and Spatio-Temporal Signal Processor," *IEEE Proc. ISCAS*, pp. 5075-5078, May, 2006.



Programmable Gain		48dB - 68dB
Total Input Referred Noise		7μV <sub>rms</sub>
THD@4.4mV <sub>pp</sub> (worst case)		43dB
LPF Cut-off Frequency		500Hz - 5kHz
HPF Cut-off Frequency		0.01Hz - 70Hz
Power Dissipation	Recording Channel 15µW/Channel	
	$\Delta$ Modulator	45μW/Column
	Readout Circuit	s 0.48mW
	Total Power	5.04mW
Max Sampling Rate		10ksps
Supply Voltage		зv
Number of Channels		16×16
Channel Dimensions		200μm × 200μm
Die Size		3.5mm × 4.5mm
Technology		0.35µm CMOS
Electrode		1) Au, 100µm
		2) Pt tips, 1500µm

Figure 8.5.1: Chip micrograph and summary of experimentally measured characteristics.









Figure 8.5.2: On-chip golden bump electrodes (top, left), Utah Electrode Array (top, right), and in vitro test setup (bottom).



Figure 8.5.4: First stage circuit diagram and experimentally measured frequency response and noise.



Continued on Page 594

## **ISSCC 2007 PAPER CONTINUATIONS**

