### Welcome to **DESIGNCON® 2023** WHERE THE CHIP MEETS THE BOARD

#### Conference

January 31 – February 2, 2023

Expo

February 1 – 2, 2023

Santa Clara Convention Center





#DesignCon



## Statistical BER Analysis of Concatenated FEC in Multi-Part Links

Richard Barrie, (University of Toronto)

Ming Yang (University of Toronto/Alphawave SEMI)

Anthony Chan Carusone (University of Toronto/Alphawave SEMI)





#DesignCon



#### **SPEAKERS**



#### **Richard Barrie**

M.A.Sc. Candidate, University of Toronto richard.barrie@isl.utoronto.ca | https://isl.utoronto.ca/

Richard Barrie received his B.A.Sc. degree in robotics engineering from the University of Toronto in 2022. He is currently a M.A.Sc. candidate in the University of Toronto's Department of Electrical and Computer Engineering. His research interests are in system modeling and design for high-speed communications.



#### Ming Yang

Ph.D. Candidate, University of Toronto ming.yang@isl.utoronto.ca | https://isl.utoronto.ca/

Ming Yang received the B.Eng. degree in aerodynamic engineering from the Department of Aeronautics, Xiamen University, Xiamen, China, in 2012, and the B.Eng. and M.Eng. degree in electrical engineering from the Department of Electrical and Computer Engineering, McGill University, Montreal, Canada, in 2013 and 2016, respectively. He is currently a Ph.D. candidate in the Edward S. Rogers Sr. Department of Electrical & Computer Engineering at University of Toronto. He is the recipient of the Alexander Graham Bell Canada Graduate Scholarships award (NSERC CGS-D). His research interests are in analog integrated circuit design, on-chip analog signal processing and high-performance integrated circuit testing.

#DesignCor

JAN. 31 - FEB. 2, 2023



#### Outline

#### **Motivation** 1.

- 2. Statistical Analysis of End-to-End RS FEC [1-2]
- **Statistical Analysis of Concatenated FEC** 3.
- Modeling Inner-FEC Interleaving in Concatenated FEC 4.
- 5. Conclusion









### **Motivation – Statistical BER Analysis**

- We want to confirm post-FEC BERs in simulation down to 10<sup>-15</sup> – 10<sup>-21</sup> quickly and accurately
- Verifying the post-FEC BERs at these levels using time-domain simulations can become prohibitively long
- Instead, statistical analysis can be used. To be accurate, the method must capture the statistics of errors
- Bit or symbol error occurrences are correlated; they sometimes occur in bursts due to DFE error propagation, low-frequency clock jitter, supply noise, etc.
- Error statistics strongly affect the performance of FEC





(O) informa markets

#DesignCor

#### **Motivation – Concatenated FEC**



#DesignCon

- Concatenated FEC is a popular candidate FEC architecture for 200 Gb/s wireline links
- AUI (Attachment Unit Interface) is a MR or VSR link with a DFE that may introduce burst errors
- PMD (Physical Media Dependent Layer) can be an optical link dominated by random errors
- For 200Gb/s applications, BER in AUI  $\leq 10^{-5}$  and BER in PMD  $\leq 10^{-3}$  [3-4]
- A stronger concatenated FEC code is needed for raw BER at 10<sup>-3</sup> level!
- No statistical model available for modeling concatenated FEC







#### Outline

- 1. Motivation
- 2. Statistical Analysis of End-to-End RS FEC [1-2]
  - a. System Overview
  - b. PAM-Symbol Trellis Model
  - c. Trellis Dynamic Programming
  - d. Time-Aggregation Generating FEC-Symbol Trellis
  - e. Post-FEC BER Calculation
  - f. Applications
- 3. Statistical Analysis of Concatenated FEC
- 4. Modeling Inner-FEC Interleaving in Concatenated FEC
- 5. Conclusion







#### **Transceiver Model – System Overview**



- Equalized pulse response α(z) is generated by convolving the physical channel's pulse with the impulse response of other components in the link, such as the TX FFE, TX driver, CTLE and RX FFE
- Additive white Gaussian noise (AWGN) assumed at CTLE
   input, creating correlated noise samples after CTLE
   filtering
- End-to-end RS KP4 (544,514,15) FEC encodes and decodes bit streams in GF(2<sup>10</sup>)

#DesignCon





JAN. 31 - FEB. 2, 2023

() informamarkets

Statistical Model –	<b>DFE Error</b>	P	ropa	igat	<b>tion</b>			
[Yang, TCAS-I, 2020]		≡ pi <i>k</i> t	obability <sup>h</sup> stage of	of all tre f the trel	llis paths lis having	visiting g exactly	state <i>i</i> at tł <i>j</i> bit errors	he
$ \bigoplus  [\mathcal{I}]  [\mathcal{I}]$			(#1 0,0	(#1 0,0	(#1 0,0	(#1 0,0	(#1 0,0	
$\begin{array}{c} & & & & & & \\ & & & & & & \\ & & & & & $	$ \begin{array}{c} \#1\\ 0,0\\ P_{1,3}\\ P_{2,1}\\ P_{2,3}\\ \#2\\ P_{3,2}\\ \#2\\ P_{3,4}\\ \#4\\ P_{3,4}\\ $		(#2 0,1	(#2 0,1	(#2 0,1	(#2 0,1	(#2 0,1	
			(#3 1,0	#3 1,0	(#3 1,0	#3 1,0	<b>#3</b> 1,0	
	$P_{4,2}$ $P_{4,4}$		(#4 1,1) Steady-State I.C.	(#4 1,1) 1 <sup>st</sup> 4PAM k=1	(#4 1,1) 2 <sup>nd</sup> 4PAM k=2	#4 1,1 3 <sup>rd</sup> 4PAM k=3	(#4 1,1 4 <sup>th</sup> 4PAM k=4	

- Example of a 2-tap DFE represented by a simplified 4-state Markov model
- Time-unrolling the Markov DFE model to generate PAM-symbol trellis
- Apply trellis dynamic programming to the PAM-symbol trellis to efficiently collect all error patterns

#DesignCon



JAN. 31 - FEB. 2, 2023

#### **Probability Model – Finding Pre-FEC BER**

Example: 2-tap DFE, 8-bit codeword, 4-PAM, j = 1



- Case 1: error at 1<sup>st</sup> stage
  - $Pr_{4}^{1}(1) = \pi_{1}p_{13}p_{32}p_{21}p_{11} \\ +\pi_{2}p_{23}p_{32}p_{21}p_{11} \\ +\pi_{3}p_{34}p_{42}p_{21}p_{11} \\ +\pi_{4}p_{44}p_{42}p_{21}p_{11}$



- Case 3: error at 3<sup>rd</sup> stage
- $Pr_4^1(2) = \pi_1 p_{11} p_{11} p_{13} p_{32}$ + $\pi_2 p_{21} p_{11} p_{13} p_{32}$ + $\pi_3 p_{32} p_{21} p_{13} p_{32}$ + $\pi_4 p_{42} p_{21} p_{13} p_{32}$

- (#1 0,0  $\begin{pmatrix} \#1\\0,0 \end{pmatrix}$ #1 0.0 #1 0,0 #2 0,1 (#2 0,1 (#2 0,1 #2 0,1 #3 1,0 #3 1,0 #3 1,0 (#3 1,0 1.0 #4 #4 #4 #4 #4 Steady-State 1<sup>st</sup> 4PAM 2<sup>nd</sup> 4PAM 3<sup>rd</sup> 4PAM 4<sup>th</sup> 4PAM I.C. k=1 k=2 k=3 k=4
- Case 2: error at 2<sup>nd</sup> stage
- $Pr_4^1(1) = \pi_1 p_{11} p_{13} p_{32} p_{21}$ + $\pi_2 p_{21} p_{13} p_{32} p_{21}$ + $\pi_3 p_{32} p_{23} p_{32} p_{21}$ + $\pi_4 p_{42} p_{23} p_{32} p_{21}$



- Case 4: error at 4<sup>th</sup> stage
- $Pr_4^1(3) = \pi_1 p_{11} p_{11} p_{11} p_{13}$ + $\pi_2 p_{21} p_{11} p_{11} p_{13}$ + $\pi_3 p_{32} p_{21} p_{11} p_{13}$ + $\pi_4 p_{42} p_{21} p_{11} p_{13}$





JAN. 31 - FEB. 2, 2023

#DesignCon



#### **Inefficiency of Exhaustive Computations**

 $\sum_i Pr_4^1(i) =$ 

- Case 1:  $\pi_1 p_{13} p_{32} p_{21} p_{11} + \pi_2 p_{23} p_{32} p_{21} p_{11} + \pi_3 p_{34} p_{42} p_{21} p_{11} + \pi_4 p_{44} p_{42} p_{11} p_{11} + \pi_4 p_{44} p_{42} p_{11} p_{11} + \pi_4 p_{44} p_{42} p_{11} p_{11} + \pi_4 p_{11} p_{$
- Case 2:  $\pi_1 p_{11} p_{13} p_{32} p_{21} + \pi_2 p_{21} p_{13} p_{32} p_{21} + \pi_3 p_{32} p_{23} p_{32} p_{21} + \pi_4 p_{42} p_{23} p_{32} p_{32} p_{32} p_{32} p_{32} p_{33} p$
- Case 3:  $\pi_1 p_{11} p_{13} p_{32} + \pi_2 p_{21} p_{11} p_{13} p_{32} + \pi_3 p_{32} p_{21} p_{13} p_{32} + \pi_4 p_{42} p_{42$
- Case 4:  $\pi_1 p_{11} p_{11} p_{11} p_{13} + \pi_2 p_{21} p_{11} p_{13} + \pi_3 p_{32} p_{21} p_{11} p_{13} + \pi_4 p_{42} p_{21} p_{11} p_{13}$
- Assuming each erred 4-PAM symbol contain only 1 bit error, computations are required to repeat the analysis for Pr<sub>4</sub><sup>2</sup>(i), Pr<sub>4</sub><sup>3</sup>(i), Pr<sub>4</sub><sup>4</sup>(i)
- Pre-FEC BER =  $\sum_i (Pr_4^1(i) + 2Pr_4^2(i) + 3Pr_4^3(i) + 4Pr_4^4(i))/8$
- Not practical to enumerate all error patterns for a long codeword
- Some multiplications are performed twice
- Trellis dynamic programming systematically stores these intermediate results so that the same multiplication is only performed once

#DesignCon





informa markets

#### The "FEC-Symbol Trellis" [Yang, TCAS-I, 2020]



#### **Example above: 1-tap DFE**

 Construct a new trellis where each stage corresponds to an entire FEC symbol over GF(2<sup>m</sup>) rather than a PAM symbol

"Time aggregation" of a Markov model

Much shorter "FEC-symbol trellis"

 Branch probabilities in the FEC-symbol trellis can be found by analysis of the short length-*m*/2 trellis above





#DesignCon////



#### **Finding Branch Probabilities in the FEC Trellis**



**Example above: 1-tap DFE,** m = 6

Thus, each FEC symbol is 3 4-PAM symbols





 The FEC-symbol trellis has a higher radix if we need to keep track of the number of pre-FEC bit errors

Example:

#DesignCon

$$a_{12}^1 = \operatorname{Pr}_{m/2}^1$$

 $\equiv$  probability of going from state 1 (no error in DFE) to state 2 (error in DFE) traversing a FEC symbol (duration 3 PAM-4 symbols in this case) experiencing exactly one bit error



### **Finding Post-FEC BER**

#### • We wish to find the BER at the output of a FEC decoder operating over $GF(2^m)$ , m > 1

- $\circ~$  e.g. many of the standard wireline codes are Reed Solomon codes of this type
- Example: RS(544, 514, 15) KP4 FEC over GF(2<sup>10</sup>)
  - $\circ~$  Each block is 5440 bits (544 FEC symbols) long
  - $\circ$   $\,$  Can correct up to 15 FEC symbol errors
- In FEC-symbol trellis, we use  $Pr\_FEC_k^{j_s,j_b}(i)$  to track the probability of all trellis paths at the  $k^{th}$  stage having exactly  $j_s$  FEC-symbol errors and  $j_b$  bit errors
- Then, we can calculate the post-FEC BER over a n-symbol codeword

Post - FEC BER =  $\frac{1}{n \cdot m} \sum_{j_s=t+1}^n \sum_{j_b=j_s}^{j_s \cdot m/2} (j_b \cdot \sum_i Pr\_FEC_n^{j_s, j_b}(i))$ 





#DesignCor



#### Statistical Model – DFE Error Propagation [Yang, TCAS-I, 2020]





JAN. 31 – FEB. 2, 2023

15

#DesignCon

informa markets

#### Statistical Analysis of Interleaved Codewords [Yang, DesignCon, 2020]



- Analysis of a 1:3 interleaved code of length *n* requires analysis of a length-3*n* FEC-symbol trellis
- Results confirm the improved burst-error tolerance offered by interleaving



Pre-FEC vs post-FEC BER plot for interleaved RS(1000,992,4) codes with  $h = 0.5 + 0.25z^{-1} - 0.25z^{-2}$ .

#DesignCor





, 2023



#### Statistical Analysis of 1/(1+D) Precoding [Yang, DesignCon, 2020] Example below correspondence

- Statistical analysis method allows us to identify probability of all error patterns
- 1/(1+D) precoding maps each error pattern to a different error patterns







#DesignCon



#### **Outline**

- 1. Motivation
- 2. Statistical Analysis of End-to-End RS FEC
- 3. Statistical Analysis of Concatenated FEC
  - a. System Overview
  - b. Trellis Model for Concatenated FEC Codes
  - c. Modeling Decoding Errors (Miscorrections)
  - d. Simulation Results
- 4. Modeling Inner-FEC Interleaving in Concatenated FEC
- 5. Conclusion





#DesignCon



### **Concatenated FEC – System Overview**



- Outer code: strong non-binary linear block code
  - o RS-KP4 (544,514,15)
  - o RS-KR4 (528,514,7)
- Inner code: weaker binary linear block code At Point b
  - o Hamming (127,120,1)
  - Extended Hamming (128,120,1)
  - o BCH (144,136,1)
- Concatenated FEC results in effectively multiplying inner and outer FEC coding gain



#DesignCon

DESIGNCON® 2023 WHERE THE CHIP MEETS THE BOARD



JAN. 31 - FEB. 2, 2023



#### **Inner Code Miscorrections**

- With more than one error in an inner-FEC codeword that can correct 1 bit error, the inner-FEC decoder may decode a codeword incorrectly, introducing an additional bit error (miscorrection)
- This is a significant source of error for inner-FEC codes having a small Hamming distance
- The Hamming (127,120,1) code can be enhanced by adding one additional parity bit: the extended Hamming (128,120,1)



Pre-FEC vs. Post-FEC BER curve for KP4 + BCH (144,136,1) concatenated FEC with and without inner-FEC miscorrections





JAN. 31 - FEB. 2, 2023

#DesignCon

20 (informa markets

#### **Concatenated FEC - Statistical Model**

- Builds on trellis model for end-to-end FEC by adding two additional layers of abstraction to model inner-FEC and outer-FEC codeword
- Dynamic programming applied at 4 levels of time aggregation:
  - o PAM-symbol trellis
  - FEC-symbol trellis
  - Inner-FEC trellis
  - o Outer-FEC trellis
- In this example:
  - Inner binary FEC code: (10,8,1)
  - $\circ~$  Outer non-binary FEC code in GF(2<sup>4</sup>): (2,1,1)



#DesignCon



JAN. 31 - FEB. 2, 2023

(informa markets

#### "Inner-FEC Trellis"

- PAM-symbol trellis and FEC-symbol Trellis remain the same as with end-to-end FEC
- FEC symbols are aggregated to find transition probability '*a<sub>PL</sub>*' for inner-FEC payload
  - Bit errors and FEC-symbol errors are tracked in the payload
- PAM symbols are aggregated to find transition probability '*a<sub>OH</sub>*' for inner-FEC overhead
  - Only bit errors are tracked in the overhead





JAN. 31 - FEB. 2, 2023

#DesignCon

22

(informa markets

#### "Outer-FEC Trellis"

- Decoding is applied to each inner-FEC codeword
  - Correctable trellis paths are assigned 0 bit errors and 0 FEC-symbol errors
  - Uncorrectable trellis paths keep their bit 0 errors and FEC-symbol errors
- After decoding, transition probabilities ' $a_{0}$ ' are used in the outer-FEC trellis to reach the end of an outer-FEC codeword
- Post-FEC BER is computed with the same technique used for the end-to-end FEC



#DesignCon





JAN. 31 - FEB. 2, 2023

### **Concatenated FEC Trellis Path Example**

#### In this example:

- Inner binary FEC code: (10,8,1)
- Outer non-binary FEC code in GF(2<sup>4</sup>): (2,1,1)
- First inner-FEC codeword contains one bit error in the payload
  - $\circ$  Correctable
- Second inner-FEC codeword contains one bit error in the payload, and one in the overhead
  - $\circ$  Not Correctable
- How many post-FEC bit errors in this trellis path?



#DesignCon

24 (informa markets

### **Concatenated FEC Trellis Path Example**

JAN. 31 - FEB. 2, 2023

#### In this example:

- Inner binary FEC code: (10,8,1)
- Outer non-binary FEC code in GF(2<sup>4</sup>): (2,1,1)
- First inner-FEC codeword contains one bit error in the payload
  - $\circ$  Correctable
- Second inner-FEC codeword contains one bit error in the payload, and one in the overhead
  - Not Correctable
- How many post-FEC bit errors in this trellis path?



#### **Inner-FEC Miscorrection – Statistical Model**

- If an inner-FEC codeword is not correctable, a miscorrection may occur adding one bit error to the codeword
- If a miscorrection occurs, the additional bit error may appear in an already corrupted FEC symbol with probability P<sub>Y</sub>
  - $\circ \quad \text{No FEC-symbol error added}$
- The additional bit error can also appear in an error-free FEC symbol with probability P<sub>Z</sub>
  - $\circ~$  FEC symbol error added

#### Hybrid approach:

• Probability of miscorrections determined from a short time-domain simulation

JAN. 31 - FEB. 2, 2023

Used during correction (inner-FEC decoding) step of statistical model







All Possible scenarios for inner-FEC decoding with correctability of 1

#DesignCon



#### **Concatenated FEC – Simulation Results**

- The Hamming (128,120,1) inner-FEC code outperforms BCH (144,136,1)
- Hamming code is also less impacted by decoding errors



#DesignCon



27 (informa markets

#### **Outline**

- 1. Motivation
- 2. Statistical Analysis of End-to-End RS FEC
- 3. Statistical Analysis of Concatenated FEC
- 4. Modeling Inner-FEC Interleaving in Concatenated FEC
  - a. System Overview
  - b. Trellis Model for 1:2 interleaving
  - c. Trellis Model for 1:4 interleaving
  - d. Simulation Results
- 5. Conclusion





#DesignCon



### Inner-FEC interleaving – System Overview



- Inner-FEC interleaving protects coding gain in the presence of burst errors
- PAM symbols are split into different streams and separately encoded and decoded
- The order of PAM symbols in the encoded KP4 codeword is the same as the PAM symbols in PHY



Bit-stream example of a KP4 + Hamming (128,120,1) concatenated FEC with 1:2 inner interleaving

#DesignCon





### 1:2 Interleaving – "FEC-symbol Trellis"

- The same 4-layer trellis model is used for inner-FEC interleaving, with some modifications
- With 1:2 interleaving on inner FEC, consecutive PAM symbols in the PHY layer are distributed to different inner-FEC codewords
  - Probability of miscorrection is minimized in the presence of burst errors
- The FEC-symbol transition probabilities track the number of bit errors in each of the two inner-FEC codewords simultaneously





### Interleaving – "Inner-FEC Trellis"

- Every 2 interleaved codewords are now traversed in the Inner-FEC trellis
- Tracking the following errors allows us to decode both interleaved codewords
  - Number of bit errors in codeword 1
  - Number of bit errors in codeword 2
  - $\circ$   $\,$  Number of FEC symbol errors corrupted by only errors in codeword 1  $\,$
  - $\circ$   $\,$  Number of FEC symbol errors corrupted by only errors in codeword 2  $\,$
  - $\circ$   $\,$  Number of FEC symbol errors corrupted by errors appearing in both codewords  $\,$



#DesignCon

Example of 1:2 interleaved Hamming(128,120,1) codewords

Outer-FEC trellis and post-FEC BER calculation are the same as with no interleaving





31

(i) informa markets

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1:4
  - $\circ~$  The number of error patterns that must be tracked for 1:x interleaving : 2<sup>x</sup>-1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:
  - $\stackrel{()}{J}_{s1}, \, \dot{J}_{s2}, \, \dot{J}_{s3}, \, \dot{J}_{s4}, \, \dot{J}_{s12}, \, \dot{J}_{s13}, \, \dot{J}_{s14}, \, \dot{J}_{s23}, \, \dot{J}_{s24}, \, \dot{J}_{s34}, \\ \dot{J}_{s123}, \, \dot{J}_{s124}, \, \dot{J}_{s134}, \, \dot{J}_{s234}, \, \dot{J}_{s1234}$
- Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity



#DesignCor







JAN. 31 - FEB. 2, 2023

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1.4
  - The number of error patterns that must be tracked for 1:x interleaving:  $2^{x}$ -1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:
  - $\circ$   $J_{s1}, J_{s2}, J_{s3}, J_{s4}, J_{s12}, J_{s13}, J_{s14}, J_{s23}, J_{s24}, J_{s34},$ Ja123, Ja124, Ja134, Ja234, Ja1234
- Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity



#DesignCor

#### Inner-FEC Trellis Path Probabilities





JAN. 31 - FEB. 2, 2023

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1.4
  - The number of error patterns that must be tracked for 1:x interleaving:  $2^{x}$ -1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:

 $\circ$   $J_{s1}, J_{s2}, J_{s3}, J_{s4}, J_{s12}, J_{s13}, J_{s14}, J_{s23}, J_{s24}, J_{s34},$ Je123, Je124, Je134, Je234, Je1234

 Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity



#DesignCor

#### Inner-FEC Trellis Path Probabilities

![](_page_33_Picture_9.jpeg)

![](_page_33_Picture_10.jpeg)

JAN. 31 - FEB. 2, 2023

![](_page_33_Picture_13.jpeg)

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1:4
  - $\circ~$  The number of error patterns that must be tracked for 1:x interleaving : 2<sup>x</sup>-1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:

 $\circ \ \ \, \int_{s1}, \ \ \, \dot{J}_{s2}, \ \ \, \dot{J}_{s3}, \ \ \, \dot{J}_{s4}, \ \ \, \dot{J}_{s12}, \ \ \, \dot{J}_{s13}, \ \ \, \dot{J}_{s14}, \ \ \, \dot{J}_{s23}, \ \ \, \dot{J}_{s24}, \ \ \, \dot{J}_{s34}, \ \ \, \dot{J}_{s123}, \ \ \, \dot{J}_{s123}, \ \ \, \dot{J}_{s123}, \ \ \, \dot{J}_{s124}, \ \ \, \dot{J}_{s124}, \ \ \, \dot{J}_{s124}, \ \ \, \dot{J}_{s1234}, \ \, \dot{J}_{s1234}, \ \ \, \dot{J}_{s1234}, \ \, \dot{J}_{s1234$ 

 Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity

![](_page_34_Figure_7.jpeg)

#DesignCor

#### Inner-FEC Trellis Path Probabilities

![](_page_34_Picture_9.jpeg)

![](_page_34_Picture_10.jpeg)

JAN. 31 - FEB. 2, 2023

![](_page_34_Picture_13.jpeg)

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1:4
  - $\circ$  The number of error patterns that must be tracked for 1:x interleaving : 2<sup>x</sup>-1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:

J<sub>s1</sub>, J<sub>s2</sub>, J<sub>s3</sub>, J<sub>s4</sub>, J<sub>s12</sub>, J<sub>s13</sub>, J<sub>s14</sub>, J<sub>s23</sub>, J<sub>s24</sub>, J<sub>s34</sub>, J<sub>s123</sub>, J<sub>s124</sub>, J<sub>s134</sub>, J<sub>s234</sub>, J<sub>s1234</sub>

 Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity

JAN. 31 - FEB. 2, 2023

![](_page_35_Figure_7.jpeg)

#DesignCon

![](_page_35_Picture_8.jpeg)

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1.4
  - The number of error patterns that must be tracked for 1:xinterleaving:  $2^{x}$ -1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:

 $\circ$   $j_{s1}$ ,  $j_{s2}$ ,  $j_{s3}$ ,  $j_{s4}$ ,  $j_{s12}$ ,  $j_{s13}$ ,  $j_{s14}$ ,  $j_{s23}$ ,  $j_{s24}$ ,  $j_{s34}$ , Je1231 Je1241 Je1341 Je2341 Je1234

 Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity

![](_page_36_Figure_7.jpeg)

#DesignCon

#### Inner-FEC Trellis Path Probabilities

![](_page_36_Picture_9.jpeg)

![](_page_36_Picture_10.jpeg)

JAN. 31 - FEB. 2, 2023

37

(informa markets

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1.4
  - The number of error patterns that must be tracked for 1:xinterleaving:  $2^{x}$ -1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:

 $\circ$   $J_{s1}, J_{s2}, J_{s3}, J_{s4}, J_{s12}, J_{s13}, J_{s14}, J_{s23}, J_{s24}, J_{s34},$ Je123, Je124, Je134, Je234, Je1234

 Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity

![](_page_37_Figure_7.jpeg)

#DesignCon

#### Inner-FEC Trellis Path Probabilities

![](_page_37_Picture_9.jpeg)

![](_page_37_Picture_10.jpeg)

JAN. 31 - FEB. 2, 2023

![](_page_37_Picture_13.jpeg)

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1.4
  - The number of error patterns that must be tracked for 1:x interleaving:  $2^{x}$ -1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:

 $\circ$   $J_{s1}, J_{s2}, J_{s3}, J_{s4}, J_{s12}, J_{s13}, J_{s14}, J_{s23}, J_{s24}, J_{s34},$ Je1231 Je1241 Je1341 Je2341 Je1234

 Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity

![](_page_38_Figure_7.jpeg)

#DesignCon

#### Inner-FEC Trellis Path Probabilities

![](_page_38_Picture_9.jpeg)

![](_page_38_Picture_10.jpeg)

JAN. 31 - FEB. 2, 2023

![](_page_38_Picture_13.jpeg)

- Computational complexity of the statistical model quickly grows with higher-order interleaving such as 1.4
  - The number of error patterns that must be tracked for 1:x interleaving:  $2^{x}$ -1
- Considering all these error indices jointly produces too many different trellis paths to track
- Correctable inner-FEC trellis paths have exactly one of the following indices that is non-zero:

 $\circ$   $J_{s1}, J_{s2}, J_{s3}, J_{s4}, J_{s12}, J_{s13}, J_{s14}, J_{s23}, J_{s24}, J_{s34},$ Je1231 Je1241 Je1341 Je2341 Je1234

 Instead of tracking all error indices, we partition the correctable trellis paths into mutually exclusive cases resulting in much lower computational complexity

![](_page_39_Figure_7.jpeg)

#DesignCon

#### Inner-FEC Trellis Path Probabilities

![](_page_39_Picture_9.jpeg)

![](_page_39_Picture_10.jpeg)

JAN. 31 - FEB. 2, 2023

40

(informa markets

# Concatenated FEC with inner interleaving – Simulation Results

- In the presence of burst errors, both Hamming and BCH codes show improvement with interleaving at low BER
  - $\circ~$  These plots both have channel with AGWN + 0.5 DFE tap weight
- With the BCH code, higher interleaving results in reaching the error floor at a higher BER due to inner-FEC miscorrections introducing more FEC symbol errors

![](_page_40_Figure_4.jpeg)

#### Outline

- 1. Motivation
- 2. Statistical Analysis of End-to-End RS FEC
- 3. Statistical Analysis of Concatenated FEC
- 4. Modeling Inner-FEC Interleaving in Concatenated FEC
- 5. Conclusion

![](_page_41_Picture_6.jpeg)

![](_page_41_Picture_7.jpeg)

![](_page_41_Picture_9.jpeg)

![](_page_41_Picture_10.jpeg)

#### Conclusion

- We presented a statistical model for concatenated FEC architectures considered for 200+ Gbps applications
- Using this approach, we can accurately predict post-FEC BER and observe:
  - Good correlation between time-domain and statistical model for both BCH(144,136,1) and Hamming(128,120,1) inner FEC codes
  - $\circ~$  The "error floor" imposed by burst errors
  - The impact of inner FEC interleaving on post-FEC BER for 1:2 and 1:4 interleaving schemes.
- The model was validated using a time-domain simulation with DFE error propagation

![](_page_42_Picture_7.jpeg)

![](_page_42_Picture_8.jpeg)

JAN. 31 - FEB. 2, 2023

#DesignCor

![](_page_42_Picture_11.jpeg)

#### References

- 1. M. Yang, S. Shahramian, H. Shakiba, H. Wong, P. Krotnev and A. C. Carusone, "Statistical BER Analysis of Wireline Links With Non-Binary Linear Block Codes Subject to DFE Error Propagation," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 1, pp. 284-297, Jan. 2020, doi: 10.1109/TCSI.2019.2943569.
- 2. M. Yang, S. Shahramian, H. Shakiba, H. Wong, P. Krotnev and A. Carusone, "A Statistical Modeling Approach for FEC-Encoded High-Speed Wireline Links," *DesignCon 2020*, Santa Clara, CA, 2020.
- 3. Concatenated FEC Proposal for 200G/Lane PMD, *IEEE Standard 802.3df*, May. 2022.
- FEC Performance for 200 Gb/s per Lane Optical PHY and Interoperating, IEEE Standard 802.3df, May. 4. 2022.
- 5. S. Lin and D. J. Costello, *Error Control Coding: Fundamentals and Applications*, Englewood Cliffs, NJ, Prentice Hall, 2004.
- M. Isaka and M. Fossorier, "High-rate serially concatenated coding with extended Hamming codes," 6. in IEEE Communications Letters, vol. 9, no. 2, pp. 160-162, Feb. 2005.
- Proposal for a specific (128,120) extended inner Hamming Code with lower power and lower latency 7. soft Chase decoding than textbook codes, IEEE Standard 802.3df, Oct. 2022.
- Constructing a BCH/Hamming Inner Code for 200 Gb/s per lane PMDs, IEEE Standard 802.3df, Oct. 8. 2022.
- Concatenated SFEC proposal for 200Gb/s per Lane IM-DD Optical PMD, IEEE Standard 802.3df, Nov. 9. 2022.

#DesignCon

![](_page_43_Picture_10.jpeg)

![](_page_43_Picture_11.jpeg)

![](_page_43_Picture_12.jpeg)

#### **MORE INFORMATION**

- Integrated Systems Laboratory
- Principal Investigator: Prof. Tony Chan Carusone
- isl.utoronto.ca/
- tony.chan.carusone@isl.utoronto.ca
- ming.yang@isl.utoronto.ca
- richard.barrie@isl.utoronto.ca

![](_page_44_Picture_7.jpeg)

![](_page_44_Picture_8.jpeg)

![](_page_44_Picture_9.jpeg)

JAN. 31 - FEB. 2, 2023

#DesignCor

![](_page_44_Picture_13.jpeg)

# Thank you for attending !

#### **QUESTIONS?**

Thank you for attending this webinar!

Join us again for Advanced Manufacturing Minneapolis

October 10-11, 2023

![](_page_45_Picture_5.jpeg)

![](_page_45_Picture_6.jpeg)

JAN. 31 - FEB. 2, 2023

#DesignCon

![](_page_45_Picture_10.jpeg)