My research is in system-level and circuit-level design in the field of high-speed signaling. More specifically, I have been working on decision-feedback equalization (DFE), clock and data recovery (CDR), and CDR modeling. My supervisor is Prof. Ali Sheikholeslami.