# **Multi-cycle Processor Modification**

## Introduction

Modification of the multi-cycle processor deals with changing the datapath and control. In this design, the datapath is implemented in *'multicycle.v'* (*Verilog implementation*), and in *'multicycle.bdf'* (*schematic implementation*), and the control is implemented in *'FSM.v'*. When implementing the design, modifying the control first is suggested.

# **Review of Verilog**

Verilog code consists of three major parts: the header, the module declaration, and the body. Module declaration consists of the keyword '*module*' and its module name, and all inputs and outputs appear in brackets. See Figure 1.1.

🕸 multi	icycle.v	🕸 FSM.v
	20 21	<pre>module FSM</pre>
# %	22 23 24	reset, instr, clock, N, Z, PCwrite, AddrSel, MemRead,
⊈ ⊈ <b>▲</b> %	25 26 27	MemWrite, IRload, R1Sel, MDRload, inputs/outputs IR1R2Load, ALU1, ALU2, ALUop, ALUOutWrite, RFWrite, RegIn, FlagWrite, state
2 %	28	);

Figure 1.1 – module declaration with the module name and its inputs and outputs

To add an input or output in Verilog code, simply add the name inside the brackets of the module declaration. Then, add a line indicating whether it is an input or output, together with its size (if the signal is more than one bit in size).

			input/output declaration
<u>~</u> "	29	input	[3:0] instr;
7 0	30	input	N, Z;
	31	input	reset, clock;
	32	output	PCwrite, AddrSel, MemRead, MemWrite, IRload, R1Sel, MDRload;
067	33	output	R1R2Load, ALU1, ALUOutWrite, RFWrite, RegIn, FlagWrite;
268 ab/	34	output	[2:0] ALU2, ALUop;
<del></del>	35	output	[3:0] state;

Figure 1.2 – declaration of inputs and outputs

If any output requires its value to be stored, or requires to be used in an *always* block, then a '*reg*' declaration is required. See Figure 1.3 and 1.4.

267 268 ab∕ 	32 33 34 35 36	<pre>output PCwrite, AddrSel, MemRead, MemWrite, IRload, R1Sel, MDRload; output R1R2Load, ALU1, ALUOutWrite, RFWrite, RegIn, FlagWrite; output [2:0] ALU2, ALUop; output [3:0] state;</pre>
	37 38 39 40	<pre>reg [3:0] state; reg PCwrite, AddrSel, MemRead, MemWrite, IRload, R1Sel, MDRload; reg R1R2Load, ALU1, ALUOutWrite, RFWrite, RegIn, FlagWrite; reg [2:0] ALU2, ALUon;</pre>
		Figure 1.3 – outputs and registers declarations



Figure 1.4 – outputs which require their values to be stored

# **Modifying the Control**

The Verilog implementation of the control is called '*FSM.v*'. If new signals are to be introduced, refer to "Review of Verilog". If new states are required, add the new states to the parameter declarations. Each state parameter contains the state name and a numerical value. Any numerical value can be assigned to a state, as long as it is unique. The width of the parameter values may have to be increased from the default size of 4 bits.



Once a new state has been declared, the state transition *case* block must be modified. The name of each new state needs to be included as a new case of the state transition *case* block. See Figure 2.2.

	-		
53	always @(posedge clock or posedge reset)		
54	begin		
55	<pre>if (reset) state = reset_s;</pre>		
56	else		=
57	begin		
58	case(state)		
59	reset_s: state = c1; //	reset state	
60	c1: state = c2; //	cycle 1	
61	c2: begin //	cycle 2	
62	if(instr == 4'b010	0   instr == 4'b0110   instr == 4'b1000) state = c3_asn;	
63	else if( instr[2:0	] == 3'b011 ) state = c3_shift;	
64	else if( instr[2:0	] == 3'b111 ) state = c3_ori;	
65	else if( instr ==	4'b0000 ) state = c3_load;	
66	else if( instr ==	4'b0010 ) state = c3 store;	
67	else if( instr ==	4'b1101 ) state = c3 bpz;	
68	else if( instr ==	4'b0101 ) state = c3 bz;	
69	else if( instr ==	4'b1001 ) state = c3 bnz;	
70	else state = 0;		
71	end		state transition
72	c3 asn: state = c4 asnsh; //	cycle 3: ADD SUB NAND	case block
73	c4 asnsh: state = c1; //	cycle 4: ADD SUB NAND/SHIFT	
74	c3 shift: state = c4 asnsh; //	cycle 3: SHIFT	
75	c3 ori: state = c4 ori; //	cycle 3: ORI	
76	c4 ori: state = c5 ori; //	cycle 4: ORI	
77	c5 ori: state = c1; //	cycle 5: ORI modified state transition	
78		cycle 3: LOAD	
79	c4 load: state = c5 load; //	cycle 4: LOAD (modified)	
80	c5 load: state = c1; //	cycle 5: LOAD (modified)	
81	c3 store: state = c1; //	cycle 3: STORE	
82	c3 bpz: state = c1; //	cycle 3: BPZ	
83	c3 bz: state = c1; //	cycle 3: BZ	
84		cycle 3: BNZ	
85	endcase		
86	end		-

Figure 2.2 – modified state transition case block with new load state introduced

After the new state has been added and the state transition case block has been modified, the control signals *case* block (in the level-sensitive *always* block) can now be modified. See Figure 2.3.



Figure 2.3 – control signals case block with output control signals

When a new state is added, the control signals for that state need to be added in the control signals case block. When making modifications to existing states, changes can be made directly to each control signal. See Figure 2.4.



Figure 2.4 – modification of control signals

### **Modifying datapath**

• Verilog

If new simple components, such as a MUX or a register, which are not listed in the design implementation, are required, they can be generated using the *MegaWizard*. *MegaWizard* allows the creation of customized hardware components, such as MUXes, registers, or memory.

	3 <b>b</b> 0	<u>File Edit V</u>	iew <u>P</u> roject	Assignmen	ts Processing	Tool	s Window Help	
		i 🕞 🖬 😹	) X Pa (	2 0 0 B	multicycle	E	<u>D</u> A Simulation Tool	Þ
1					, 	F	Run <u>E</u> DA Timing Analysis Tool	
	900	multicycle. <del>v</del>				10- L	aunch Design Space E <u>x</u> plorer	
Î		40	//					
	<u> </u>	41	wire	clock, re	set;	<b>O</b> 1	[imeQuest Timing Analyzer	
	件	42	wire	IRLoad, M	DRLoad, Mem		A de de seu se	
	A 2	43	wire	ALU1, ALU	OutWrite, F	<u> </u>	Advisors	ſ
	ъB	44	wire	[7:0] R2w	ire, PCwire	a c	Chin Dianaa (Elaandan & Chin Editar)	
	<b>0</b>	45	wire	[7:0] ALU	1wire, ALU2	× •	Luip Planner (Floorplan & Chip Editor)	
		46	wire	[7:0] IR,	SE4wire, Z	1	Netlist <u>V</u> iewers	•
	1月	47	wire	[7:0] reg	0, reg1, re	~		
	€≣	48	wire	[7:0] con	stant;	📓 S	SignalTap II Logic A <u>n</u> alyzer	
		49	wire	[2:0] ALU	Op, ALU2;	🚗 ]	n-System Memory Content Editor	
	1	50	wire	[1:0] R1	in;		ogic Analyzer Interface Editor	
	9	51	wire	Nwire, Zw	ire;		ogic Analyzer Interface Euro	
		52	reg	N, Z;		🔣 I	n-System Sources and Probes Editor	
	*	53				S	ignalProbe Pins	
	*	54	//			300 D	rogrammer	
		55	assign	clock = K	EY[1];	V 1	Jogrammer	
	Û	56	assign	reset =	~KEY[0]; //	$\times$	Mega <u>W</u> izard Plug-In Manager	
	7	57				105	SOPC Builder	
	_					_		

Figure 3.1 – "MegaWizard Plug-In Manager..."

To run "MegaWizard Plug-In Manager", select *Tools > MegaWizard Plug-In Manager...* (See Figure 3.1).

Once all the components have been created, they must be instantiated and wired. If new wires are required, new wire declarations must be added. However, if only the width of the wire changes, one can modify or add the width size as required. See Figure 3.2.



Figure 3.2 – wire declarations with different wire sizes (widths)

Once all the components are created and wires are declared, they can be wired directly as shown in Figure 3.3.

83	FSM FSM	Control (
84		<pre>.reset(reset),.clock(clock),.N(N),.2(Z),.instr(IR[3:0]),</pre>
85		.PCwrite(PCWrite),.AddrSel(AddrSel),.MemRead(MemRead),.MemWrite(MemWrite),
86		.IRload (IRLoad) , .R1Sel (R1Sel) , .MDRload (MDRLoad) , .R1R2Load (R1R2Load) ,
87		.ALU1 (ALU1) , .ALUOutWrite (ALUOutWrite) , .RFWrite (RFWrite) , .RegIn (RegIn) ,
88		.FlagWrite (FlagWrite), .ALU2 (ALU2), .ALUop (ALUOp)
89	);	

Figure 3.3 – Wiring components

### • Schematic

In schematic, to create a new component, double click at the background of the design. Once double click, a 'Symbol' screen would pop-up. If the component does not exist under 'Project', new components can be created through the library or *MegaWizard* under another sub-folder. See Figure 3.4.



Figure 3.4 – 'Symbol' dialog box allows creation of symbols/components

After all components are created and placed on the background, they are to be wired. Wires are located on the left of the Quartus window screen. See Figure 3.5.



Figure 3.5 – Wiring tools

Wire each component together by dragging the wires from one component input to another component's output or vice-versa.