This section describes how we investigate the effect of varying the
amount of flexibility in the memory/logic interconnect structure, 
.
The general approach is to map, place and route benchmark circuits on
FPGAs with different architectural parameters. We measure the effect on
routing demand (the number of tracks needed to route, W) and the
speed of the resulting circuits. The following subsections describe
the development of appropriate benchmark circuits, and the implementation
procedure.