Paper Details

Reference:

Zvonko G. Vranesic, Michael Stumm, David M. Lewis, and Ron White,
Hector - A hierarchically structured shared memory multiprocessor",
IEEE Computer, 24(1), January, 1991, pp. 72–80.

Download:

PDF

Abstract:

The architecture of the Hector multiprocessor, which exploits current microprocessor technology to produce a machine with a good cost/performance tradeoff, is described. A key design feature of Hector is its interconnection backplane, which can accommodate future technology because it uses simple hardware with short critical paths in logic circuits and short lines in the interconnection network. The system is reliable and flexible and can be realized at a relatively low cost. The hierarchical structure results in a fast backplane and a bandwidth that increases linearly with the number of processors. Hector scales efficiently to larger sizes and faster processors.

Keywords:

Computer architecture, Hierarchical ring networks, Hierarchically structured multiprocessors

Reference Info:

DOI: 10.1109/2.67196
ISSN: 0018-9162

BibTeX:

@article(Vranesic-IEEEComputer91,
    author = {Zvonko G. Vranesic and Michael Stumm and David M. Lewis and Ron White},
    title = {Hector - {A} hierarchically structured shared memory multiprocessor},
    volume = {24},
    number = {1},
    month = {January},
    year = {1991},
    pages = {72-80},
    doi = {10.1109/2.67196},
    issn = {0018-9162},
    keywords = {Computer architecture, Hierarchical ring networks, Hierarchically structured multiprocessors}
)